

Recent progress on integrated neuromorphic chips


Xiushuo Gu,^{1,7} Lifeng Bian,^{1,7} Linrui Cheng,^{2,3} Chaoyun Song,^{4,*} Yibin Wang,⁵ Jianya Zhang,^{5,*} and Yukun Zhao^{2,3,6,*}

*Correspondence: chaoyun.song@kcl.ac.uk (C.S.); jyzhang2022@usts.edu.cn (J.Z.); ykzhao2017@sinano.ac.cn (Y.Z.)

Received: October 16, 2025; Accepted: January 17, 2026; Published Online: January 30, 2026; <https://doi.org/10.59717/j.xinn-inform.2026.100027>

© 2026 The Author(s). This is an open access article under the CC BY license (<https://creativecommons.org/licenses/by/4.0/>).

GRAPHICAL ABSTRACT



PUBLIC SUMMARY

- This review overviews integrated neuromorphic chips based on artificial synaptic devices.
- It summarizes recent advances in synaptic materials, device structures, and chip integration.
- Key progresses in large-scale integration, low power operation, and synaptic plasticity are highlighted.
- Future opportunities of neuromorphic chips in AI, sensing, and intelligent robotics are discussed.

Recent progress on integrated neuromorphic chips

Xiushuo Gu,^{1,7} Lifeng Bian,^{1,7} Linrui Cheng,^{2,3} Chaoyun Song,^{4,*} Yibin Wang,⁵ Jianya Zhang,^{5,*} and Yukun Zhao^{2,3,6,*}

¹State Key Laboratory of Integrated Chips and Systems, Frontier Institute of Chip and System, Fudan University, Shanghai 200433, China

²School of Nano-Tech and Nano-Bionics, University of Science and Technology of China, Hefei 230026, China

³Key Laboratory of Semiconductor Display Materials and Chips, Suzhou Institute of Nano-Tech and Nano-Bionics (SINANO), CAS, Suzhou 215123, China

⁴Department of Engineering, King's College London, London WC2R 2LS, United Kingdom

⁵Key Laboratory of Intelligent Optoelectronic Devices and Chips of Jiangsu Higher Education Institutions, School of Physical Science and Technology, Suzhou University of Science and Technology, Suzhou 215009, China

⁶Guangdong Institute of Semiconductor Micro-Nano Manufacturing Technology, Foshan 528225, China

⁷These authors contributed equally

*Correspondence: chaoyun.song@kcl.ac.uk (C.S.); jyzhang2022@usts.edu.cn (J.Z.); ykzhao2017@sinano.ac.cn (Y.Z.)

Received: October 16, 2025; Accepted: January 17, 2026; Published Online: January 30, 2026; <https://doi.org/10.59717/j.xinn-inform.2026.100027>

© 2026 The Author(s). This is an open access article under the CC BY license (<https://creativecommons.org/licenses/by/4.0/>).

Citation: Gu X., Bian L., Cheng L., et al. (2026). Recent progress on integrated neuromorphic chips. *The Innovation Informatics* 2:100027.

In the post-Moore era, advancing integrated circuits necessitates the development of artificial synaptic devices capable of replicating the functions of human brain with neuromorphic computing, which consists of numerous biological synapses. The neuromorphic chips based on integrated synaptic devices are the promising candidates due to their unique properties, which enable the simulation of human brain and biological synapse plasticity. In recent years, significant progress has been made in the development of optoelectronic synaptic devices and integrated neuromorphic chips. This review summarizes the recent advancements in the integrated synaptic devices, focusing on the structures, integrated technologies and their applications of neuromorphic chips. It discusses the two-terminal and three-terminal configurations of synaptic devices, emphasizing their advantages in simulating biological synapse functions. These advantages include a simple structure, low power consumption, high stability, a wide switching ratio and fast programming speed. Furthermore, the discussion covers the key applications of synaptic devices and integrated neuromorphic chips, such as image recognition, brain-like computing, tactile and vision sensors. For the synaptic-device-based neural networks in image recognition, they have great potential in tactile technology and visual bionics. Other potential applications have also been reviewed and discussed, including intelligent robots, electric skin, human-computer interaction and brain-computer interface, etc. Hence, neuromorphic chips have great promising application prospects, which can significantly promote the development of artificial intelligence and human civilization.

INTRODUCTION

The classic von Neumann architecture, with physical separations between storage and processing units, requires frequent data transfers between the processor and memory.¹ This dependency increases power consumption and reduces computing speed, posing significant challenges for applications in emerging fields like the Internet of Things (IoT) and Artificial Intelligence (AI).^{2,3} As a result, there is growing interest in using memristor-based neuromorphic computing to overcome the von Neumann bottleneck. The complexity and multifunctionality of the human brain depend largely on neurons and synapses. Synapses play a critical role in transmitting signals from one neuron to another by action potentials.^{4,5} The human brain, with approximately 10^{11} neurons and 10^{15} synapses,⁶ houses a sophisticated neural network that enables complex neural activities. Recreating the biological functions of synapses is crucial for advancing neuromorphic applications.⁷ Memristors, also known as artificial synaptic devices, represent a significant advancement in this context. They efficiently mimic the parallel processing capabilities of the brain, enhancing computational efficacy and performance in neuromorphic systems. This capability is enabled by their real-time response to optical signals, allowing for rapid information processing and reduced data transmission delays and energy consumption.⁸ Furthermore, memristors have the potential to unify data storage and processing at the device level, leading to more efficient and compact neuromorphic systems.⁹⁻¹¹


The integration of components on a single chip is crucial for achieving the accelerated neuromorphic computation.^{12,13} The integration of synaptic

devices enhances both integration density and energy efficiency in neuromorphic computing chips.¹⁴ Integration density is a key metric for evaluating chip space utilization. The implementation of memristor-based synaptic circuits has the potential to significantly enhance integration density while reducing chip area.¹⁵ These devices also exhibit minimal power consumption, further improving the overall energy efficiency of neuromorphic chips.¹⁶ The integration of synaptic devices also supports high performance and scalability in neuromorphic chips.¹⁷ Large-scale integration of synaptic arrays enables highly parallel analog matrix-vector multiplication, improving computational performance and throughput.¹⁸ Their scalability opens up new possibilities for the development and application of neuromorphic chips.¹⁹ Furthermore, incorporating synaptic devices enables the simulation and modeling of biological nervous systems through neuromorphic chips.²⁰ These devices can mimic essential neuronal functions, such as all-or-nothing pulse firing, signal amplification and periodic pulsing, enabling a more accurate representation of the biological principles behind neuromorphic computing.²¹

Integrated synaptic devices offer a promising prospect for revolutionizing artificial neural networks, which are crucial for efficiently handling large datasets.²² These datasets are essential for training complex deep learning models.²³ Compared to conventional hardware, these devices offer significant advantages in energy efficiency and power consumption, allowing for handling larger data volumes while reducing energy consumption.²⁴ Moreover, the ability of synaptic devices to mimic the plasticity of biological synapses offers an exciting opportunity to enhance adaptive learning and memory. This feature allows artificial neural networks to be more adaptable and responsive when dealing with complex tasks, such as image recognition and natural language processing. Consequently, integrating synaptic devices into neural network architectures could lead to significant advancements in performance and efficiency across various applications.^{25,26} The field of AI also benefits from the accelerated development of intelligent systems, improving learning capabilities and enabling real-time data analysis. By employing synaptic devices, researchers can develop more advanced and efficient AI systems that replicate human thought processes, enabling them to perform complex decision-making and reasoning tasks. This has significant implications across fields such as finance, healthcare and transportation.^{27,28}

Moreover, the integrated synaptic devices enable more efficient learning mechanisms, which are crucial for advancing self-learning AI systems.²⁹ These systems can learn and adapt in various environments through continuous adjustment and optimization of their synaptic connections, improving the overall intelligence.^{25,30} Furthermore, integrated synaptic devices can process data rapidly, making them suitable for real-time data analysis. This is particularly crucial in domains requiring swift response and decision-making, such as financial trading and intelligent monitoring, as it can significantly enhance system responsiveness and precision.²⁴ In conclusion, the potential applications of integrated synaptic devices in artificial neural networks and AI are vast and far-reaching. By mimicking the functionality of biological nervous systems, the neuromorphic chips integrated of many synaptic devices not only enhance data processing and learning efficiency but also open new avenues for developing more intelligent AI systems.

This review focuses on the brain-like synaptic devices and the integrated



technologies for neuromorphic chips, providing a brief historical overview of their development and performance metrics. The discussion covers the materials and structures used in the single device and integrated chips. Finally, the discussion includes the applications of integrated neuromorphic devices. The key elements of this review are schematically illustrated in Figure 1. This review thus offers a brief overview of the current challenges and future prospects for the applications of the basic synaptic devices and integrated neuromorphic chips.

MEMRISTOR BASICS

Principle and characteristic of memristor

As a representative of new brain-like devices, memristor was proposed as a theoretical model as early as 1971, and it was first experimentally verified by Hewlett-Packard Labs in 2008, marking the beginning of an extensive research period in both industry and academia.³⁹ Similarly, like other passive circuit elements (resistance, capacitance and inductance), the memristor can be derived by relating the four fundamental electrical variables (charge, voltage, current and magnetic flux) to one another. This relationship is expressed by Equation (1).⁴⁰

$$M(q) = \frac{d\phi}{dq} = \frac{v(t)}{i(t)}. \quad (1)$$

Rapid advancements of the brain at both macroscopic and microscopic levels have significantly improved our knowledge of its operations, thereby influencing the development of bionic computing systems. Research shows that all human perceptual, emotional, learning, forgetting and memory processes are controlled by a complex neural network of neurons and synapses. Neurons are essential for generating and transmitting action potentials within this network.⁴¹ As shown in Figure 2A, a synapse serves as a specialized connection enabling communication among neurons or among the neurons with other cells, such as muscle or glandular cells. This junction

Figure 1. The schematic diagram of materials, structures and applications of neuromorphic chips discussed in this review Reproduced with permission.³¹⁻³⁸ Copyright 2024, Wiley - VCH. Copyright 2020, Elsevier. Copyright 2021, American Chemical Society. Copyright 2023, Wiley - VCH. Copyright 2023, Elsevier. Copyright 2020, Wiley - VCH. Copyright 2024, American Chemical Society. Copyright 2022, American Chemical Society.

consists of a presynaptic membrane (the axon terminal of one neuron) and a postsynaptic membrane (the dendrites or cytoplasm of another neuron), with a synaptic gap in between.⁴² A voltage-dependent release of calcium ions (Ca^{2+}) is triggered by a specific change in action potential at the presynaptic membrane, across the synaptic gap. These ions are bound to receptors on the postsynaptic membrane, causing the opening of channels that allow ions to flow.⁴³ The influxes of permeable ions such as sodium (Na^+) or potassium (K^+) lead to depolarization of the postsynaptic membrane, known as postsynaptic excitation. Conversely, hyperpolarization of the postsynaptic membrane, caused by the efflux of ions like chloride (Cl^-), is called postsynaptic inhibition. The balance between these two mechanisms is crucial for the proper functioning of the entire neural network,⁴⁴ which relies on the delicate balance between postsynaptic excitation and inhibition.

The structure of memory processes, especially memristor, closely mirrors synaptic architecture.⁴⁵ In analogy with double-terminal

(or three-terminal) devices, the top and bottom electrodes (source and drain electrodes) represent the presynaptic and postsynaptic membranes, respectively (Figures 2B & C). In this framework, the light or electrical pulses serve as presynaptic action potentials affecting the synapse. The material between the electrodes mimics a neurotransmitter.⁴⁶ Furthermore, modulating the conductance of this active material via optical or electrical stimulation can generate either an excitatory postsynaptic current (EPSC) or an inhibitory postsynaptic current (IPSC). This analogy highlights the potential of synaptic devices to replicate the intricate signaling processes of brain, paving the way for the advancements in neuromorphic computing.⁴⁷

Classification of memristor synapses

Memristor synapses can be classified based on several criteria, including their operating mechanisms and structural configurations, which are also known as synaptic devices. For example, based on their operating mechanisms, synaptic devices can be classified into ionic migration-driven devices (activated by electrical pulses),⁴⁸ ferroelectric-based devices (activated by electrical pulses),⁴⁹ phase-transition-based devices (activated by electrical and optical pulses),⁵⁰ charge trapping and release devices (activated by electrical and optical pulses),⁵¹ and redox mechanism-based devices.⁵² These devices utilize materials such as metal oxides, semiconductors, phase-change materials and chalcogenides. Structurally, synaptic devices are divided into two-terminal devices and transistor-based devices. In these devices, electrodes function as neuron-like components, connecting to the synapse or providing signal stimulation. Two-terminal synaptic devices offer advantages in integration, while transistor-based devices enable precise modulation of electrical behavior via gate voltage control. Synaptic devices are further categorized based on their stimulation type. The main classifications include electrically stimulated and optically stimulated synaptic devices. Recently, optoelectronic synergistic synaptic devices, integrating both electrical and optical stimulation, have gained significant attention for their ability to




Figure 2. Schematic illustration of biological synapses and artificial synaptic devices (A) A schematic diagram illustrating the structure of a biological synapse. A schematic diagram illustrates the structure of the artificial synaptic devices with (B) two terminals, and (C) three terminals.

durability.

Optoelectronic synergistic synaptic devices combine electrical and optical signals to dynamically regulate synaptic weights, leveraging the complementary advantages of both modalities. By synergistically modulating the conductivity with both electrical and optical inputs, these devices efficiently simulate synaptic functions with low energy consumption. The primary operating mechanisms of these devices include electrically assisted photo stimulation and optically assisted electrical stimulation (Figure 3E). Using subsequent electrical stimulation, electrically assisted photo stimulation achieves inhibitory synaptic functions by erasing carrier trapping induced by photo stimulation.⁵⁹ Conversely, optically assisted electrical stimulation reduces energy consumption by modulating ion migration or vacancy formation induced by electrical signals via photostimulation.⁶⁰ These devices show significant promise in pattern recognition, logic operations, associa-

coordinate responses to multimodal inputs.

Electrically stimulated synaptic devices replicate biological synaptic plasticity by adjusting their conductivity through electrical pulse signals. The operating mechanism of these devices primarily involves physical processes such as ion migration, ferroelectric effects, phase transitions, carrier trapping and release.⁵³ The ion migration mechanism entails the movement of metal ions or oxygen vacancies under an applied electric field, forming or disrupting conductive channels, thus altering the resistive state of devices (Figure 3A).⁵⁴ The ferroelectric effect utilizes the polarization phenomenon in ferroelectric materials, induced by an electric field, to regulate the electrical performance via precise control of the polarization state.⁵³ In contrast, the phase transition mechanism induces the changes in the resistive state through material transitions between distinct phases, such as from amorphous to crystalline states. Meanwhile, the carrier trapping and release mechanism modulate the conductivity by altering the carrier concentration through trapping and releasing processes.⁵⁵ These electrically stimulated devices offer great potential for the applications in pattern recognition, logic operations, associative learning and filtering.

Optically stimulated synaptic devices use the light signals to emulate biological synapse functions, dynamically modulating conductivity through light pulses or continuous illumination to adjust synaptic weights. These devices offer advantages such as high bandwidth, fast propagation speeds, and resistance to crosstalk, making them highly promising for brain-inspired and neuromorphic computing applications. The operational mechanisms of photo-stimulated synaptic devices primarily include ionization and deionization of oxygen vacancies, carrier trapping and release, and photo-induced phase transitions (Figures 3B–D). The ionization and deionization of oxygen vacancies mechanism is triggered by photo stimulation, resulting in the ionization of oxygen vacancies with the electrons contributing to the conductivity of materials (Figure 3B).⁵⁶ The carrier trapping and release mechanism involve the capture of photogenerated carriers by the localized traps within the material (Figure 3C), causing a slow decay of the photocurrent.⁵⁷ Meanwhile, the photo-induced phase transition mechanism uses light pulses to induce phase transitions in the material (Figure 3D), altering both its conductivity and light absorption properties.⁵⁸ While optically stimulated synaptic devices show significant potential in pattern recognition, logic operations, associative learning and filtering, the substantial improvements are still needed in energy efficiency, linearity, dynamic range, and device retention and

tive learning and filtering.

While the aforementioned mechanisms effectively emulate synaptic weight updates, their distinct physical principles entail specific performance trade-offs that dictate their suitability for different neuromorphic computing scenarios. First, the devices based on ion migration offer significant advantages in terms of structural simplicity and high on/off switching ratios. However, the inherent stochasticity of ion motion and filament growth often results in substantial variability, posing challenges for high-precision computing.³⁹ In contrast, ferroelectric devices, driven by electric-field-induced polarization switching, feature nanosecond-scale operation speeds, ultra-low power consumption and superior endurance. Nevertheless, they are often limited by relatively small on/off ratios and retention issues arising from depolarization fields.⁶¹ Phase-transition mechanisms benefit from high technological maturity, multi-level cell capability, and excellent scalability. However, the thermally driven switching process leads to relatively high-power consumption, and the resistance drift inherent to the amorphous state can degrade the temporal stability of synaptic weights.²⁷ Finally, charge trapping and release mechanisms leverage mature CMOS compatibility and excellent analog state retention, though the high-voltage tunneling process may limit the energy efficiency. Notably, this mechanism serves as the fundamental basis for the majority of optoelectronic synaptic devices, where charge trapping centers are utilized to sustain photogenerated carriers and mimic persistent photoconductivity (PPC) behaviors for in-sensor computing.^{62,63} Hence, future research must carefully balance these trade-offs, selecting the most appropriate mechanism tailored to the specific requirements of the target neuromorphic application.

Performance criteria of memristor

The performance criteria are defined related to switching ratio, stability, and linearity for various applications.⁶⁴ The switching ratio of a memristor is a key performance indicator for neuromorphic chip applications. The ratio is defined as the resistance of the memristor in the low-resistance state (LRS) relative to that in the high-resistance state (HRS).⁶⁵ This is crucial for modeling biological synapses, as it directly affects the dynamic range of weights and representation accuracy. The switching ratio determines the range of weights a memristor can represent. A higher switching ratio enables more precise resistance changes between the LRS and HRS, which in turn improves the accuracy of synaptic weight simulations and the representa-




Figure 3. Energy band diagrams illustrating the mechanisms of various types of synaptic device (A) Ion mobility-based mechanisms. Reproduced with permission.⁵⁴ Copyright 2017, The Authors, distributed under CC BY 4.0. (B) Ionization and deionization of oxygen vacancies. Reproduced with permission.⁵⁶ Copyright 2017, WILEY - VCH. (C) Carrier trapping and release. Reproduced with permission.⁵⁷ Copyright 2018, Elsevier. (D) Photoinduced phase transitions. Reproduced with permission.⁵⁸ Copyright 2019, Springer Nature. (E) Electrically assisted photo stimulation. Reproduced with permission.⁵⁹ Copyright 2018, WILEY - VCH. Reproduced with permission.⁶⁰ Copyright 2018, WILEY - VCH.

tiveness of neural network models. In neuromorphic computing, the switching ratio of a memristor plays a key role in determining the dynamic range of a neural network during learning and memory. A larger switching ratio allows for more discrete weight levels, enhancing the ability of neural network to process complex tasks.⁶⁶ The switching ratio depends on the electrical properties of the memristor materials. The resistance switching characteristics depend on the combination of materials used, including metal oxides, sulfides or organic materials. Additionally, the physical structure of the memristor, including electrode design and functional layer thickness, affects the switching ratio. Optimizing this structure improves the resistance switching capability. Additionally, fabrication parameters, such as annealing temperature and film deposition conditions, affect the electrical performance of the memristor.⁶⁷ Therefore, optimizing material selection, structural design, and manufacturing processes is essential to ensure high switching ratios and meet other key performance criteria for neuromorphic computing.

Memristor stability, defined as the ability to maintain its resistive state over long periods or after numerous switching cycles, is a key indicator of its reliability for neuromorphic chip. In neuromorphic computing, memristors must withstand hundreds of thousands, or even millions, of weight updates without performance degradation.⁶⁸ This stability includes resistance to drift, voltage fluctuations and temperature variations, ensuring the memristor maintains accurate weight representation in neural synapse simulations. It ensures computational accuracy in the neural network model and long-term consistency in the learning effect. The memristor stability is strongly influenced by material properties, device structure and fabrication processes. Therefore, careful material selection, structural design optimization, and rigorous production control are essential for achieving high stability in design.⁶⁹ Additionally, the memristor's reliability is validated through accelerated aging tests and long-term operational assessments simulating real-world challenges. This testing evaluates its reliability over the expected lifetime.⁷⁰ Developing highly stable memristors is crucial for improving the efficiency and cost-effectiveness of neuromorphic computing systems. These devices significantly reduce maintenance frequency and costs while ensuring stable computational performance.

The linearity of a memristor is a key performance indicator for emulating

synaptic functionality in neuromorphic computing applications. It is defined as the degree to which changes in memristor resistance correspond to variations in the input signal, directly affecting the precision of neural network models and data processing accuracy.⁷¹ Ideal linearity is characterized by a change in memristor resistance that is perfectly linear relative to the applied voltage or current. This property is vital for implementing the complex neural network algorithms and improving computational performance, as it enables predictable and controllable weight adjustments.⁷² However, memristor linearity is influenced by several factors in practical applications, including material properties, device microstructure and fabrication precision. These factors collectively determine the synaptic behavior of the memristor under various operational conditions.⁷³ Despite challenges, achieving high linearity in the memristor is crucial for advancing neuromorphic computing technology. It can enhance the computational efficiency and broadens the scope of neural network applications, enabling more accurate simulations of human brain function and complex information processing.⁷⁴

Table 1 presents a quantitative summary of several key performance metrics for state-of-the-art memristive devices reported between 2023 and 2025. Recent research utilizing diverse material systems has achieved significant breakthroughs, ranging from emerging 2D transition metal dichalcogenides and halide perovskites to CMOS-integrated oxides. These studies demonstrate remarkable progress in optimizing the trade-offs between switching ratio, long-term stability and weight update linearity, thereby providing robust hardware foundations for high-precision and energy-efficient neuromorphic computing.

In summary, the diverse operating mechanisms of memristors, ranging from ion migration and ferroelectric polarization to charge trapping, provide the fundamental synaptic plasticity required for neuromorphic computing. Each mechanism offers distinct trade-offs in terms of switching speed, energy efficiency and linearity. Understanding these physical principles is crucial for guiding the selection of appropriate material systems and the design of optimal device architectures. In the following section, we will explore how these mechanisms are physically implemented in various materials (e.g., oxides, 2D materials) and structural configurations (two-terminal vs. multi-terminal) to realize high-performance artificial synapses.

Table 1. Key performance indicators of integrated neural chips.

Materials	Switching Ratio (On/Off)	Stability	Linearity	Ref.
PEA ₂ PbBr ₄	10 ⁴	10 ⁴ s	Excellent	23
Pd/TiOx/ZnO/TiN	10 ⁸	10 ⁴ s	Excellent	63
Pt/HfO ₂ /Ta ₂ O ₅ /TiN	10 ³	10 ³ cycles	Excellent	17
Ta/HfO ₂ /Pt	10 ⁶	10 ⁹ cycles	Excellent	16
2D MXene (Ti ₃ C ₂ T _x)	10 ²	10 ⁴ s	Excellent	18
Ga ₂ O ₃ /MoS ₂	10 ²	10 ³ s	Excellent	75
s-SWCNTs	10 ⁵	10 ³ cycles	Excellent	76
HfO ₂ /Ta	10 ³	10 ⁶ cycles	Excellent	16
2D Halide Perovskite	10 ⁴	10 ⁴ cycles	Excellent	23

MATERIALS AND STRUCTURES OF NEUROMORPHIC CHIP

The strengthening or weakening of synaptic connections, particularly changes in synaptic weights, is a critical mechanism in the nervous system.⁷⁷ These changes are typically classified as short-term and long-term, corresponding to short-term and long-term synaptic plasticity, respectively. Short-term synaptic plasticity includes short-term potentiation (STP) and short-term depression (STD), while long-term synaptic plasticity involves long-term potentiation (LTP) and long-term depression (LTD). The effects of these processes can last for hours or longer. Other forms of synaptic plasticity also exist, including spike-time-dependent plasticity (STDP), spike-rate-dependent plasticity, spike-amplitude-dependent plasticity and paired-pulse facilitation (PPF).^{78,79}

To achieve high-performance neuromorphic computing, the selection of active channel and switching materials is as critical as the device architecture. The devices discussed in this review primarily utilize three categories of material systems: metal oxides, low-dimensional (1D/2D) materials and organic/biomaterials. Metal oxides, such as indium gallium zinc oxide (IGZO)³⁵ and Ga₂O₃,⁷⁵ are widely adopted due to their high stability, mature deposition processes and compatibility with large-scale integration, typically exhibiting reliable resistive switching or channel conductance modulation. In parallel, emerging low-dimensional materials like MoTe₂,³³ graphene³² and MoS₂^{34,80} have gained significant attention due to their atomic thinness and dangling-bond-free surfaces, which enable excellent electrostatic control and low-power operation. Notably, the unique planar structure of materials like MoS₂ also facilitates the development of advanced multi-terminal architectures (e.g., four-terminal devices), offering enhanced flexibility in synaptic weight modulation. Furthermore, organic polymers and natural biomaterials, such as P(VDF-TrFE)^{36,81} and PVA/lignin composites,⁸² offer unique advantages including mechanical flexibility, biocompatibility and solution processability, making them ideal candidates for wearable neuromorphic systems.

Neuromorphic chips integrated by massive artificial neurons and synapses are essential to emulate human brain functionality. Conventional memristors have been extensively studied for their stable performance and mature fabrication processes. However, individual conventional memristors often lack the speed and capacity required for large-scale storage and computation. Neuromorphic devices with traditional oxide materials are quite difficult to perform integration to achieve chip functions.⁸³⁻⁸⁶ These devices are categorized based on the number of terminals, classified as either double-ended or triple-ended devices. The following discussion presents applications of integrated neuromorphic devices using various materials and mechanisms. This summary includes the key characteristics of these devices, such as structural features, switching ratios, retention times and other pertinent details, along with their advantages and potential applications. Categorizing transistors and integrated circuits by their physical composition and structure has facilitated the development of low-power artificial synapses.⁶²

Two-terminal neuromorphic memristors

Sung Hyun Jo et al. proposed an early model of bipartite memristor using nanoscale silicon materials.⁸⁷ The device includes the complementary metal-

oxide-semiconductor (CMOS) neurons and amnesic synapses that support essential synaptic functions, such as timing-dependent plasticity (STDP). The integration of cross-array structures on a single chip result in the formation of double-ended amnesic synapses at each crossing point. These structures enable high-connectivity and high-density interconnections between CMOS-based presynaptic and postsynaptic neurons, providing potential for efficient computation.⁸⁷

In 2021, Seungho Song et al. introduced a solution-processed oxide semiconductor, indium gallium zinc oxide (IGZO), for fabricating optoelectronic synaptic arrays.³¹ These synaptic arrays emulate the structural and signal processing characteristics of biological nervous systems, offering advantages in speed, bandwidth, parallel processing and low power consumption. They employ a vertically stacked metal-insulator-semiconductor-metal (MISM) configuration for double-ended devices, with IGZO as the photoactive layer. This design allows the device to emulate synaptic functions by modulating conductance through optical stimulation. A 3×3 IGZO synaptic array exhibits synaptic behavior, a key neural activity in the brain for neural coding and auditory recognition.³¹ With light signals received through transparent indium tin oxide (ITO) electrodes at the top and electrical signals through aluminum electrodes at the bottom. Upon exposure to ultraviolet (UV) light, the IGZO synaptic device shows a gradual increase in photocurrent and prolonged current decay, exhibiting characteristics similar to those in biological synapses.^{56,88} By modifying the electrical and optical signal parameters, the optical response of the device can be accurately regulated to emulate diverse synaptic functions, including short-term and long-term memory. These properties make IGZO synaptic devices a promising foundation for neuromorphic computing systems.

In addition to the promising potential of single-material double-gate devices, heterostructure memory devices with vertical arrays of heterojunctions based on dissimilar materials also show considerable promise. In 2023, Li et al.⁷⁵ introduced a memristor based on a Ga₂O₃/MoS₂ heterojunction, which was designed to simulate brain synapse functionality and constructed an artificial visual system. The device responds to specific electrical signals, emulating various synaptic functions, including short- and long-term plasticity. It also responds to optical signals, enabling transitions from short-term to long-term memory and facilitating the "learning-forgetting-relearning" process. Using its exceptional optical response, a 16×16 optical performance of the memristor (MMOM) array was designed to emulate the sensory-memory integration function of the human visual system. Furthermore, by using both positive and negative electrical signals, a modulated synapse was proposed to demonstrate its ability to simulate visual synaptic functions. The device exhibits a gradual increase in current during illumination, mimicking the learning process in biological neurons. Conversely, the decrease in photocurrent during the dark period reflects the phenomenon of forgetting.^{89,90} Luminance variation directly influences learning and memory intensity, with the higher luminance facilitating long-term memory formation. Modulating the duration and frequency of illumination further controls memory strength and the forgetting rate.^{91,92} The experimental results show that as illumination duration increased, the device's light current response

and sustained photocurrent grow, indicating a transition from short-term memory (STM) to long-term memory (LTM). The conversion from STM to LTM could also be achieved by adjusting the number of light pulses. The device stability is validated under various continuous light intensities, confirming long-term reliability under intense light and good pulse stability under rapidly changing light conditions. By applying continuous light pulses, the device simulates the learning process in the human brain. The processes of forgetting and relearning are characterized by increasing memory strength with each repetition, resulting in a faster learning rate and slower forgetting rate. These light-induced memory forms resemble those in the visual cortex and provide a crucial foundation for developing artificial vision systems.^{93,94}

In 2024, Chen et al. introduced a heterojunction photonic artificial synapse device array based on a graphene/n-AlGaN heterostructure.³² This array is realized by using a photoresponsivity polymer (PSP) as a solid carbon source for in-situ growth of diamond-like carbon patterns on various substrates. This approach avoids the need for catalytic metal foils, which are required in traditional graphene growth.^{95,96} The synapse array can mimic the transient and sustained plasticity of biological synapses by modulating light pulses in frequency, power density and number, as well as spike-dependent plasticity. The array can also emulate the visual learning process in the human brain, facilitating the initial identification and memory formation using light pulses.^{51,97} The current-voltage-time (IVT) curves evaluate the response, substantiating the potential of this graphene-based photonic artificial synapse array for simulating biological visual perception.⁹⁸

In 2025, Huang et al. reported a fully integrated optoelectronic memristor (OEM) array for multimodal in-sensor computing.⁶³ The OEM employs a simple two-terminal metal–semiconductor–metal structure, where both electrical bias and optical illumination regulate conductance states. This compact design enables high-density integration while supporting multifunctional modulation. Leveraging the synergy of electrical and optical stimuli, the device exhibits stable multilevel conductance tuning and reliable long-term potentiation/depression, effectively mimicking synaptic plasticity. Furthermore, the integrated array directly processes complex spatiotemporal signals within the sensor plane, achieving tasks such as image recognition and multimodal learning without external memory. Electrical and optical characterizations confirm its robustness, underscoring the potential of OEM-based two-terminal architectures for bridging perception and computation in neuromorphic systems.

Three-terminal neuromorphic transistors

Signaling and self-learning occur simultaneously within the neural network of the human brain. Although neuromorphic systems with bipartite structures offer advantages, they have limitations in homogeneity and cycle stability.^{99–102} Thanks to the gate-driven process, transistor-based neuromorphic devices offer long-term operational stability and high uniformity.¹⁰³ In this configuration, the gate of the neuro-electronic field-effect transistor acts as a synapse for the presynaptic neuron, while the channel functions as the post-synaptic neuron. The gate regulates the channel conductivity, enabling simultaneous stimulation and signal reception.^{104,105}

Xiang et al. analyzed the memory behavior of Sr-SiN_x field-effect transistors (FETs) incorporating multilayer MoTe₂, focusing on the retention, cycling durability, temperature endurance and transistor functionality under electrical stimulation.³³ Figure 4A shows the three-terminal structure of the Sr-SiN_x FET, consisting of a source electrode, drain electrode and gate electrode, which controls current flow between the source and drain. Adjusting the gate voltage (V_g) allows the Sr-SiN_x FET to mimic synaptic plasticity, supporting signal transmission and processing similar to biological neural networks.¹⁰⁶ A positive gate voltage (V_g) stimulates the excitatory postsynaptic current (EPSC), while a negative voltage stimulates the inhibitory postsynaptic current (IPSC).¹⁰⁷ The amplitude and number of V_g pulses can simulate short-term plasticity (STP) and long-term plasticity (LTP). Short-term plasticity requires a single gate pulse, while long-term plasticity needs a series of gate pulses that accumulate in the transistor, reflecting the long-term synaptic weight changes in biological synapses. To enable more complex neural network calculations, a 4×4 Sr-SiN_x FET-based synaptic array is developed to simulate a three-layer artificial neural network (ANN) for pattern recognition.¹⁰⁸ By adopting this approach, Sr-SiN_x FETs have shown their

ability to emulate synaptic functionality at the device level and perform complex neural network computations at a larger scale.

Moreover, Huang et al. introduced a multifunctional photonic nanowire array based on a single layer of molybdenum disulfide (MoS₂) using the chemical vapor deposition (CVD) method, capable of mimicking human associative memory (Figure 4B).³⁴ The work begins by exploring the cognitive capacities of the human brain, derived from the processes like photoreceptor cell phototransduction, synaptic transmission, and visual information preprocessing before the physiological response in brain.^{109–111} As artificial intelligence (AI) advances, research is focused on developing synthetic photonic systems that mimic the human retina and brain functions.^{112,113} The resulting electronic devices exhibits characteristic photonic circuits and stable optical responses. Laser-triggered photochemical responses, including short-term potentiation (STP), long-term potentiation (LTP) and paired-pulse facilitation (PPF), are recorded under different stimulation wavelengths (450, 532 and 633 nm) and intensities. Figure 4B outlines the device structure, showing how the device generates photocurrent by splitting electron-hole pairs at the MoS₂/SiO₂ interface, followed by carrier transportation and behavior. The performance of MoS₂ transistor devices can be optimized by adjusting excitation wavelengths and increasing pump laser intensity. A 5×6-pixel induction and processing system can emulate the learning, forgetting and associative memory processes in the human brain.³⁴ The recovery of a 633 nm stimulation record, obscured by deeper memory, marks an advance in brain-like artificial intelligence.^{84,114,115}

Zhang et al. reported the creation of a synaptic transistor array using a composite electrolyte film of polyvinyl alcohol (PVA) and lignin.⁸² As shown in Figure 4C, the array is a three-terminal device, and the team successfully fabricated a 10×10 crystalline field-effect transistor array using photolithography. Each crystalline silicon device employs a composite PVA/cellulose acetate electrolytic gate dielectric. The synapse functions, including EPSC and PPF, are achieved by applying voltage pulses at the gate. In an EPSC test, applying a series of gate pulses simulates the biological synapse response, showing an increase in postsynaptic current with more pulses. It is similar to long-term potentiation (LTP) in biological synapses.^{116,117} PPF testing evaluates short-term synaptic plasticity by measuring the response change between two successive pulses. The response to the second pulse is greater than the first, aligning with the functional characteristics of biological synapses.¹¹⁸ The array also has the excellent electrical homogeneity, with parameters such as threshold voltage, subthreshold swing, switching ratio and gate leakage current. Regarding energy consumption, a single transistor consumes 0.63 nJ under a 100 ms pulse width, consistent with research on other field-effect transistor (FET) neurons. This suggests that the FET neuron array has potential for various applications, including image processing.^{118–120}

Significant progress has been made in increasing the density of synapse-on-chip arrays due to ongoing research efforts. In 2024, Li et al. proposed a high-density artificial synapse array based on uniform electrolyte-gated transistors (EGTs).¹²¹ The array is successfully integrated onto a 2.5×2.5 cm² glass substrate using a crossbar structure, achieving a high-density integration of 100×100 EGT units per cubic centimeter. This achievement promotes the development of three-terminal transistor devices for high-density integration.^{30,122,123} To resolve the incompatibility between polymer electrolytes and photolithography, the authors introduced a strategy where the dielectric layer was fabricated as the final step, preventing damage to the electrolyte during high-density integration. Furthermore, the introduction of an electrolyte framework, PEO/PVP/LiTFSI/ZIF-67, increased the array conductivity to 2.87×10⁻³ S/cm² for improving overall performance.^{120,124} However, the development of more efficient peripheral circuits and algorithms for precise control and updating of each synaptic weight is still quite urgent. Success in overcoming this challenge will drive further advancements and practical applications of the three-terminal synaptic device array.^{125–127}

Significant progress has been made in emulating neuronal intrinsic plasticity using wafer-scale monolayer MoS₂ devices. In 2025, Wang et al. demonstrated an integrate-and-fire neuron module by coupling a DRAM capacitor with an inverter fabricated on 4-inch monolayer MoS₂ films (Figure 4D).¹²⁸ The compact cell, occupying only a few square micrometers, integrates 3 × 3 photoreceptor neuron arrays and achieves a density exceeding 10⁴ functional neurons per cm². To address membrane-potential drift at scale, a dual-




Figure 4. Schematic of the device architecture and working mechanism of a three-terminal artificial synaptic transistor (A) The diagram presents the Sr-SiNx memory configured as a FET, accompanied by an optical image of the constructed synaptic array that includes electrode pads. A scale bar indicates a measurement of 200 μm . Additionally, an enlarged view of isolated synaptic channels is presented with a scale bar measuring 10 μm , featuring a channel length of 4 μm . Reproduced with permission.³³ Copyright 2021, American Chemical Society. (B) This design incorporates a schematic representation of a MoS₂ synaptic transistor integrated with a gold nanorod functioning under light illumination. A substantial number of plasmonic doping electrons can be injected into the MoS₂ monolayers, enhancing the photocurrent efficiency. An enlarged view illustrates how electrons are trapped or released at the MoS₂/SiO₂ interface, elucidating the operational mechanism of synaptic behaviors. An optical image showing the electrodes arrayed on the MoS₂ monolayers is also included, with a scale bar of 30 μm . Reproduced with permission.³⁴ Copyright 2023, Wiley - VCH. (C) The illustration features a circuit diagram, a photograph and a micrograph of the array, which is devoid of electrolyte. This setup integrates 100 $\times$ 100 transistors onto a 2.5 $\times$ 2.5 cm² glass substrate, with a badge height of 2.5 cm. The diagram depicts the multilayer and lateral architectures of a single unit of the array, along with the multilayer structures associated with the substrate, drain, source pattern, channel, isolation, gate pattern and electrolyte. Furthermore, it elucidates the mechanism of device conductivity modulation and the transportation of Li⁺ ions. Reproduced with permission.¹²¹ Copyright 2023, Wiley - VCH. (D) Complete BioNN architecture of the in-situ image processing and STDP learning simulation. Reproduced with permission.¹²⁸ Copyright 2025, Springer Nature.

gate strategy is introduced. An access transistor (T_A) enables global reset and leakage tuning, while an independent write line (V_W) locally adjusts the resting potential, thereby realizing intrinsic plasticity without additional synaptic elements. Leveraging the strong photoconductivity of MoS₂, the device supports photopic and scotopic adaptation by tuning light sensitivity via V_s across four orders of incident power. Benchmarking on a biological neural network (BioNN) simulator yielded 92% classification accuracy for four noisy 3 $\times$ 3-pixel letters within 300 epochs using time-to-first-spike (TTFS) coding, with an energy cost of only 2.82 nJ per spike—orders of magnitude lower

than conventional CMOS neurons. This work highlights the promise of two-dimensional (2D) MoS₂ three-terminal transistors for dense, low-power neuromorphic vision layers.

The pioneering work by Jo et al. has highlighted the potential of dual-terminal memristors based on CMOS for synaptic applications such as spike-timing-dependent plasticity (STDP), offering prospects for high-density integration.⁸⁷ Building on this foundation, Song and his team developed photo-electronic synaptic arrays using IGZO materials, effectively emulating the signal processing mechanisms of biological nervous systems.³¹ Further

research by Li and colleagues explored multimodal, modulated optoelectronic memristors based on $\text{Ga}_2\text{O}_3/\text{MoS}_2$ heterojunctions for artificial vision systems, demonstrating learning, forgetting and relearning behaviors. Regarding triple-terminal devices,⁷⁵ Du Xiang and colleagues reported the Sr-SiN_x FET,³³ along with the photoelectronic synapses based on MoS_2 monolayers developed by Ming Huang and his team,³⁴ showcased the ability to modulate synaptic plasticity via gate voltage control. Both teams also achieved complex neuromorphic computations by configuring arrays. Additionally, Zhang et al. reported a synaptic transistor array based on PVA and lignin composite electrolyte films,⁸² demonstrating significant progress in simulating biological synaptic behavior, with excellent electrical uniformity and energy efficiency.

Beyond traditional two-terminal and three-terminal architectures, four-terminal devices have emerged as a powerful platform for mimicking complex biological functions, which are often regarded as memory transistors or dual-gate transistors. These multi-terminal structures utilize the planar geometry of 2D materials to integrate non-volatile memory with gate-tunable switching. For instance, Deng et al.¹²⁹ reported a linearly programmable memory transistors based on oxygen-doped MoS_2 , which successfully emulated hetero-synaptic plasticity through a four-terminal configuration. Expanding on this structural diversity, recent work by Lin et al.¹³⁰ demonstrated a versatile dual-gate van der Waals heterostructure transistor. By leveraging a four-terminal architecture, this device not only realized robust neuromodulation but also integrated reconfigurable logic-in-memory operations within a single unit. Such advancements highlight the potential of multi-terminal devices to transcend simple weight storage, enabling the simulation of global regulation and higher-order cognitive processing.

This chapter provides a comprehensive review of recent advancements in neuromorphic devices that replicate brain functions, with a specific focus on dual-terminal and triple-terminal devices, as well as the integration of synaptic device arrays. Some researchers have demonstrated the potential of three-terminal transistor devices for high-density integration, offering valuable insights for future neurocomputing systems.¹³¹ These studies have not only driven breakthroughs at the single-device level but have also introduced innovative approaches for developing efficient neuromorphic computing systems at the array level.

This section has reviewed a wide range of neuromorphic devices based on metal oxides, emerging 2D materials and organic polymers, configured in two-terminal, three-terminal and even multi-terminal architectures. While these individual devices demonstrate promising capabilities for emulating synaptic functions, realizing practical brain-inspired computing requires scaling them up from discrete components into complex and interconnected arrays. Therefore, the next section discusses the critical integrated technologies, including heterogeneous integration, advanced packaging and photonic interconnects. They are essential to assemble these massive device arrays into functional and high-density neuromorphic chips.

INTEGRATED TECHNOLOGY FOR NEUROMORPHIC CHIP

Neuromorphic chips represent a novel computing architecture that mimics the structure and functions of human neural networks, enabling efficient information processing and enhanced learning capabilities.¹³² Integration technology plays a crucial role in the evolution of neuromorphic chips.¹³³ By combining various functional modules and material systems, the chip performance and functional density can be significantly improved, along with its energy efficiency.¹³⁴ This chapter will outline several key integration technologies and their applications in neuromorphic chips.

Cross-dimensional heterogeneous integration technology

Cross-dimensional heterogeneous integration technology enables the creation of multifunctional microsystems by integrating devices with varied materials (e.g., silicon, III-V semiconductors, 2D materials), structures and functions on a single chip.^{135,136} This technology fully leverages the advantages of diverse materials and devices, overcoming the limitation of using a single material or structure, thereby significantly improving the performance of brain-like chips. Regarding material integration, combining high-mobility III-V family semiconductor materials with silicon-based CMOS technology enhances the performance of neuronal and synaptic devices.¹³⁵ For instance,

the high electron mobility of III-V materials can enable faster neuron response and lower power consumption. Functional integration, including optoelectronics, RF, sensing and other modules, enables multimodal information processing in brain-like chips.¹³⁶ Integrating photonic devices facilitates the rapid transmission and processing of optical signals, improving the chip bandwidth and energy efficiency.¹³⁷ In chip design, micro/nano 3D integrated fabrication processes enable multi-layer integration, enhancing integration density and performance.¹³⁵

In recent years, heterogeneous integration technology has the advanced significance in the semiconductor field, particularly in silicon-based optoelectronics and high-speed electronics. Lin et al. developed a method to exfoliate InP thin films from bulk material using sequential He and H ion injection, successfully producing high-quality 2-inch InP-on-Si(100) heterogeneous integrated wafers.¹³⁸ The order of He and H ion injection is found to decisively affect InP surface blistering and peeling, while significantly reducing the thermal budget. Similarly, Shi et al. employed an ion-cutting technique to transfer single-crystal GaN films onto CMOS-compatible Si(100) substrates, demonstrating the technique advantages in reducing fabrication costs and enhancing scalability.¹³⁹ However, both approaches face challenges, including the impact of residual damage bandwidth on GaN film quality, which remains unresolved. At the transistor level, Wu et al. integrated GaAs pseudo-high electron mobility transistors (pHEMTs) with Si CMOS on the same Si substrate, achieving 5 μm alignment accuracy using wafer bonding.¹⁴⁰ Additionally, Gutierrez-Aitken et al. introduced the diverse accessible heterogeneous integration (DAHI) platform, emphasizing the synergistic integration of multiple materials and technologies.¹⁴¹ This approach reduces circuit area and offers a reference for future high-performance chip design.

Advanced electronics packaging technology

Advanced electronics packaging technologies provide functions such as signal transmission, power distribution, heat dissipation and mechanical protection by connecting the chip to the external environment. Common packaging technologies include 3D integrated packaging, system-in-package (SiP) and chip-scale packaging (CSP).¹³⁵ The application of these technologies in neuromorphic chips can significantly enhance their integration density and performance. 3D integrated packaging technology achieves vertical integration of multi-layer chips using through-silicon via (TSV) technology. For instance, connecting multiple chip layers via TSV enables the creation of more complex neural network structures and increased computing power. SiP and CSP technology integrates various functional modules (e.g., microprocessors, memory, sensors) into a single package.^{142,143}

In recent years, as Moore's law and Dennard scaling are invalidity, the semiconductor industry has faced significant challenges in design costs, complexity and performance enhancement. Li et al. proposed a small-chip-based heterogeneous integration technique that combines multiple heterogeneous molds into a single chip via a SiP process.¹⁴⁴ This technique allows molds fabricated at different process nodes to be reused across projects, significantly reducing design costs and improving yields. However, the authors also note that the technology still faces challenges such as the longer design cycles and increased technical complexity. Gambino et al. provided a comprehensive summary of through-silicon vias (TSV) technology,¹⁴⁵ detailing the steps involved in TSV fabrication, such as etching, insulation, metallization, back-end processing, assembly and testing. Although TSV technology has entered the mass production phase, it still faces challenges related to reliability, yield and design complexity. Both studies focus on different aspects of integration technology: Li et al. examine system-level small-chip integration, while Gambino et al. explore the application of TSV technology for hardware connectivity.^{144,145} These studies have driven the technological evolution of IC design, but challenges such as cost, reliability and complexity remain to be addressed in practical applications.

Photonic integration technology

Photonic integration technology enables optical signal processing and transmission by integrating components such as waveguides, lasers, modulators and detectors on a single chip. Photonic integration relies on various material systems, including InP-based, silicon photonics (SOI), silicon nitride/silicon dioxide ($\text{Si}_3\text{N}_4/\text{SiO}_2$), and lithium niobate (LNOI).¹⁴⁶ These material

systems significantly enhance the bandwidth and energy efficiency of neuromorphic chips. InP-based integration technology leverages the high electron mobility and low-loss properties of InP materials for high-speed optical signal processing.¹⁴⁷ For example, InP-based integration enables high-bandwidth optical signal transmission and processing, enhancing the communication capability of neuromorphic chips.¹⁴⁸ Silicon photonic integration (SOI) technology takes advantage of the compatibility with silicon-based CMOS technology, enabling mass production of photonic devices.¹⁴⁹ For example, SOI technology integrates photonic devices with electronic devices, improving the integration density and performance of neuromorphic chips.¹⁵⁰ $\text{Si}_3\text{N}_4/\text{SiO}_2$ integration ($\text{Si}_3\text{N}_4/\text{SiO}_2$) technology leverages the low-loss properties of Si_3N_4 and SiO_2 to enable complex passive photonic devices. It enables the creation of low-loss optical waveguides and filters, improving optical signal processing in brain-like chips.¹⁵¹

In recent years, photonic integrated circuits (PICs) have made significant progress in communications, sensing and other fields. Hoefer et al. reviewed recent developments in indium phosphide (InP)-based monolithic integrated system-on-chip (SOC) photonic integrated circuits, exploring their potential for extension to foundry services.¹⁴⁸ The research leveraged existing experience in designing and fabricating commercially available coherent optical communication SOC to develop an optimized, scalable integration platform for a "turnkey" foundry process. Meanwhile, Smit and Williams provided an in-depth analysis of the current status and future trends of InP-based photonic integration platforms,¹⁴⁷ emphasizing the key role of standardized platforms in advancing photonic technologies. InP-based monolithic integration and silicon photonics are the major platform technologies, but the adoption of standardized platforms still faces technical and market challenges. Similarly, Chen et al. reviewed the historical development of silicon photonics,¹⁵² focusing on key milestones such as passive devices, modulators, detectors, light sources and system integration. Silicon photonics have evolved from fundamental research to a revolutionary technology with widespread application potential. Nevertheless, performance optimization and fabrication complexity remain key challenges.

Figure 5 outlines the roadmap for the development of synapse-based devices and neuromorphic chips. Cross-dimensional heterogeneous integration technology will enhance the multifunctionality and performance of neuromorphic chips, allowing them to simulate the complex neural network structure of the human brain more accurately. Advanced electronic packaging technology will improve the integration density and reliability of brain-like chips, expanding their applications in wearable devices, the Internet of Things, and AI systems. Photonic integration technology will offer neuromorphic chips higher bandwidth and lower power consumption, providing a significant advantage in high-speed communication and big data processing. Integration technology is pivotal in the development of neuromorphic chips.

In summary, cross-dimensional heterogeneous integration, advanced electronic packaging technology, and photonic integration technology can significantly improve the performance, functional density, and energy efficiency of neuromorphic chips. These technologies not only leverage the advantages of diverse materials and devices but also overcome the limitations of a single material or structure, enabling more complex neural network structures and enhanced computational capabilities. As these integration technologies continue to evolve, neuromorphic chips are expected to achieve breakthroughs in AI and neuroscience, contributing significantly to the advancement of human society. The development of integration technology will open new possibilities for the future of neuromorphic chips.

APPLICATIONS OF NEUROMORPHIC CHIPS

In the human brain, synapses are the primary means of transmitting and exchanging information, playing a crucial role in learning and information processing.¹⁵³⁻¹⁵⁵ In deep learning, synapses facilitate the formation of associations between behaviors and rewards, reinforcing connections between actions and their outcomes. When a behavior is positively reinforced, the corresponding synaptic connections strengthen through a process called synaptic plasticity. This mechanism allows the brain to adapt its decision-making based on past experiences, leading to the development of behaviors that maximize rewards.¹⁵⁶⁻¹⁵⁸ Perception is the process by which an organism interprets information from its environment. It involves the coordinated action

of multiple sensory (vision, audition, and touch) systems that convert physical stimuli into electrical signals the brain can process. This complex cognitive activity enables us to construct meaningful models of the external world.

Neural network computing introduces a new approach to the evolution of future computer systems. In contrast to existing computing architectures, neural network computing uses a highly parallel processing approach, employing numerous low-power neurons and synapses to mimic the functionality of human brain.¹⁵⁹⁻¹⁶¹ This architecture is especially suited for executing vector-matrix multiplication, a key mathematical operation in many AI algorithms and a major technical challenge in AI research and applications. By adjusting the weights of neuron connections, complex data processing and learning tasks can be achieved.^{162,163} The following sections will explore various neural network algorithms and their applications in simulating artificial neurons and synapses, mimicking human visual, auditory and tactile processes. These studies support the development of more efficient and intelligent AI systems.

Image recognition

In recent years, the research on bipolar and tripolar integrated circuit devices has advanced significantly. Extensive studies have been conducted in this field. A key application area is image recognition, including handwritten digit recognition and animal classification. In this context, artificial neural networks (ANN) and convolutional neural networks (CNN) have been discussed. This section classifies and summarizes the image recognition capabilities of spike-based neural networks (SNN) with electrocyte synapses, along with a summary of key studies.

Image recognition with ANN. Artificial neural networks (ANNs) are a machine learning technique that emulates biological neural networks, aiming to replicate and understand human cognition. These networks operate through interconnected neurons, each representing a specific output function, known as an activation function. The connections or weights between neurons store information. The output of network depends on the connectivity, weights and activation functions.¹⁶²⁻¹⁶⁵ The hardware foundation of ANNs consists of memristor crossbars, which can integrate with external neural networks.¹⁶⁶ Vector-matrix multiplication (VMM) is a core operation closely related to memristor crossbars, using Ohm's and Kirchhoff's laws for summation in a dense crossbar structure. This design improves computational efficiency and offers a novel approach for hardware implementation of ANNs.¹⁶⁷

Fang et al. developed a photonic synaptic device based on the neural networks of human brain, constructed using an inhomogeneous semiconductor material (NiO/ZnO). This device is used to create a high-density integrated array that simulates short-term plasticity (STP) and long-term potentiation (LTP) in biological synapses. It also allows precise control of synaptic weights using light pulses.¹⁶⁸ This photonic synaptic array is utilized to simulate the supervised learning process of ANNs with the MNIST database of handwritten digits, achieving efficient image recognition. 256 input neurons correspond to 28×28 -pixel images of handwritten digits, and 10 output neurons represent digits 0-9. After 1,000 training iterations, the network achieves 77% accuracy even with 40% noise interference, reaching a maximum accuracy of 90.6% in its optimal state. The study also proposes a simplified ANN method that reduces the original network size to 3.78% while maintaining 95% accuracy. It highlights the immense potential of photonic neuromorphic devices in achieving high-performance, fault-tolerant neural network computing.

Dang et al. have proposed a multifunctional 10×10 photonic field-effect transistor (FET) array based on P(VDF-TrFE) and ReS_2 .⁶¹ This array is designed to emulate the wavelength selectivity of the human retina and extract target information from noisy environments. The constructed light-electron device array is demonstrated to have the ability to identify, store and preprocess data while also exhibiting exceptional image recognition capabilities. The array uses photoconductive switching to enhance the contrast between the target object and its surroundings while reducing background noise. The accuracy of image recognition after a light pulse stimulus is 72% after 40 periods, indicating that surrounding interference makes it difficult for the network to identify crucial information. However, after preprocessing with a photodiode array, accuracy increased to 100% after 40 periods with 100




Figure 5. A roadmap outlining the development of integrated synaptic-based chips and identifying the trends for future work Reproduced with permission.^{31,33,34,75,80,87,121} Copyright 2010, American Chemical Society. Copyright 2023, Elsevier. Copyright 2021, American Chemical Society. Copyright 2023, Wiley - VCH. Copyright 2023, Wiley - VCH. Copyright 2025, Springer Nature. Copyright 2022, American Chemical Society.

pulses. The recognition rates for 100 pulses and 300 pulses increase significantly to 95% and 96%, respectively. However, the precision level of 95% of 100 pulses is comparable to that of 300 pulses, requiring a significantly shorter duration. The results demonstrate the potential of the developed ferroelectric photonic crystal array for perception, target recognition and energy-efficient processing, laying the foundation for emulating the human visual system and highlighting its extensive applications in future neuromorphic computing and intelligent visual systems.

According to the previous works, the synapse-integrated devices can effectively handle handwritten digit recognition tasks. However, these devices struggle with more complex image recognition tasks, as processing large amounts of data slows their learning efficiency. In contrast, ANNs are robust and fault-tolerant to noise, making them the preferred method for implementing synaptic integrated circuits in image recognition.

Image recognition with CNN. Deep neural networks (DNNs), or deep learning, are a machine learning technique that mimics the structure and function of human neural networks. This method focuses on learning from

data through representation, building on the concept of ANNs and evolving from early ANN models. DNNs include various network types, such as convolutional neural networks (CNNs), recurrent neural networks (RNNs), and generative adversarial networks (GANs). These networks show distinct capabilities in image processing, audio analysis, time series data analysis and image generation.¹⁶⁹⁻¹⁷²

A CNN is a type of DNN that uses both a convolutional layer and a pooling layer. CNNs consist of an input layer, convolutional layer, activation function, pooling layer and fully connected (FC) layer. The spatial structure of input data involves the arrangement and connections of components at different levels within the image. For example, in a facial image, spatial features include the arrangement of the eyes, nose and mouth, the distances between these features, and their angles relative to each other.^{115,173,174} Naqi et al. developed a transistor array based on IGZO materials to simulate complex neural networks and synaptic functions.³⁵ The team used this IGZO-based transistor array to simulate multi-level data storage mechanisms, crucial for vector-matrix multiplication. In their CNN simulations, they used the ResNet-

20 model and conducted supervised learning (SL) simulations on the MNIST database. In this simulation, 400 input neurons correspond to 20×20-pixel MNIST images, and 10 output neurons represent digits 0–9. 8,000 images are randomly selected from 60,000 for training and 10,000 for testing to assess identification accuracy. After 125 training iterations, the system achieves a recognition accuracy of 91.1%, close to the ideal neural network accuracy (94.1%). The results demonstrate high identification accuracy and validate the potential of IGZO synaptic arrays in mimicking human brain synapses and performing complex neural computations. These findings offer a promising approach for using synaptic arrays in handwritten character recognition and lay a foundation for developing neural computing systems based on non-volatile memory devices.

Image recognition with SNN. The spiking neural network (SNN), representing the third generation of neural networks, is inspired by the complex workings of the biological brain. It processes information by simulating the transmission of electrical impulses (spikes) between neurons. The main advantage of SNNs is their bio-interpretability and temporal-dynamic processing, enabling information encoding in precise temporal and spiking patterns, closely approximating the structure and functionality of biological brain. Compared to traditional ANNs, SNNs offer advantages in energy consumption and computational efficiency, particularly in event-driven scenarios. SNN neurons are activated only when receiving or transmitting spikes, resulting in sparse activation and event-driven behavior, making them well-suited for low-power hardware implementations.^{175,176} Additionally, mechanisms like rainfall and learning rules for SNNs, including unsupervised spike-time dependent plasticity (STDP) algorithms, enhance their adaptability and learning capabilities. While SNNs may not yet match ANNs accuracy in certain scenarios, their ability to process spatial-temporal information and dynamic visual data, and model neuronal dynamics, positions them as a promising area of AI research.^{177–179} Converting ANN models to SNNs retains ANN performance while leveraging SNN efficiency, offering a novel approach for developing more efficient and intelligent computational systems.^{180–182}

Han et al. demonstrated configurable NbO_x memristors capable of functioning as either artificial synapses or neurons by controlling the forming compliance current (FCC).¹⁸³ When FCC ≤ 2 mA, the device exhibits resistive switching (RS) behavior and multiple forms of synaptic plasticity, including short-term potentiation, paired-pulse facilitation and long-term memory. Conversely, when FCC ≥ 3 mA, the memristor shows threshold switching (TS) characteristics, mimicking neuronal behaviors such as threshold triggering and leaky integrate-and-fire dynamics. By combining RS-type and TS-type NbO_x memristors, a single-layer SNN is simulated and achieved a recognition accuracy of 91% on the MNIST dataset, demonstrating the feasibility of fully memristive neuromorphic systems. In another approach, Palhares et al. explored 28 nm FD-SOI embedded phase-change memories (ePCMs) for cryogenic SNN computing.¹⁸⁴ The Ge-rich Ge₂Sb₂Te₅-based ePCM exhibited near-zero resistance drift at 12 K, enabling stable multilevel resistance states for long-term data retention. The simulations reveal that ePCM-based SNNs maintain stable inference accuracy for over 2 years at cryogenic temperatures. These results underscore the potential of ePCMs in brain-inspired cryogenic neuromorphic computing systems. Cheong et al. proposed a neuromodulation-inspired “stashing system” using a self-rectifying charge-trapping memristor array (Pt/HfO₂/Nb₂O₅/HfO₂/Ti) to enhance the energy efficiency in SNN learning.¹⁸⁵ In this system, well-trained neurons are temporarily isolated (“stashed”) during subsequent training and later reintegrated for inference, mimicking selective neural activation in the biological brain. Hardware demonstrations using a 32 × 32 memristor array validates that the stashing algorithm effectively reduces the energy consumption by 37% without accuracy degradation during MNIST classification. In short, these studies demonstrate that integrating memristive devices with SNN architectures enables tunable, energy-efficient and scalable neuromorphic computation. Through material innovation and bio-inspired system design, SNN hardware could continue to evolve toward brain-like adaptability and cognitive functionality.

Sensing

The rise of smart technologies has significantly increased the demand for sensors in smart systems. Conventional sensors convert data into binary

signals that computers can interpret for further processing and analysis. This process detects external information and relies on microprocessors and circuit processing.¹⁸⁶ Recent research on integrated neuromorphic chips has led to a new generation of sensors with the reduced power consumption and enhanced device integration. Researchers are interested in the integrated synaptic sensors, which feature unique mechanisms, including tactile and visual sensors.¹⁸⁷ These sensors form the perceptual foundation of intelligent systems. Tactile sensors simulate human touch and collect information on the shape, texture and pressure of objects, which are crucial for the accuracy and reliability of smart devices. Optical sensors acquire image data about the environment, typically described in terms of image resolution. The captured image is then compared with a baseline image stored in memory for detailed analysis. This section provides an overview of recent research on integrated array of synaptic sensors, focusing on tactile and visual sensors, which explores the potential of these sensors in advancing intelligent systems.^{188,189}

Tactile sensors and electronic skin. The skin is the largest sensory organ in the human body, responsible for detecting external stimuli and transmitting electrical signals to the nervous system. Emulating this functionality, integrated synaptic devices have significantly advanced tactile sensor technology by bridging the gap between sensing and processing. With the advancement of AI and the Internet of Things (IoT), the demand for tactile sensing has evolved from simple pressure detection towards high flexibility, multifunctionality and extensive integration, leading to the development of electronic skin (E-skin).

Early research focused on discrete artificial sensory neuron systems to achieve basic tactile processing. For instance, Ye et al. introduced a lead-free AgBi₄ chalcogenide-based artificial synaptic device coupled with a pressure-sensitive film.¹⁹⁰ This system converts mechanical pressure into electrical signals, regulating the synaptic resistance to perform information preprocessing, such as contrast enhancement and noise reduction, thereby improving image recognition accuracy in subsequent neural networks.

As devices evolve toward integrated E-skin, the focus has shifted to mimicking the comprehensive sensory and learning functions of human skin. Lee et al. developed an artificial tactile learning ferroelectric skin (ATFES) based on a ferroelectric field-effect transistor (Fe-FET) with a dome-shaped tactile gate. This device utilizes the polarization flip of P(VDF-TrFE) to emulate synaptic plasticity, enabling the simultaneous detection and learning of pressure patterns with high recognition accuracy even under noisy conditions (Figures 6A–C).³⁶ Similarly, Wang et al. developed an electronic skin based on synaptic devices that enables real-time sensing of varying pressures and textures (Figures 6D–E).¹⁹¹

To further enhance the capabilities of E-skin, multimodal and self-powered functionalities have been explored. Yoon et al. investigated a flexible electronic skin based on synaptic devices capable of dual sensing of temperature and pressure.¹⁹² This electronic skin can be used in wearable devices to monitor the physiological state of the human body, such as heart rate and body temperature, in real-time to support healthcare. From Figure 6F, Liu et al. reported a self-powered synaptic transistor actuated by a triboelectric nanogenerator (TENG),¹⁹³ which successfully emulated the synaptic functions including the EPSC, STP and LTP. This approach demonstrates the tactile sensing without the need for external power, offering a promising direction for low-power and self-driven E-skins. As shown in Figure 6G, Zhu et al. developed a soft multifunctional neurological E-skin (SMNE) by integrating an intrinsically stretchable synaptic transistor with flexible mechanoreceptors, thermoreceptors and photoreceptors.¹⁹⁴ This system enables the perception and processing of multiple stimuli (force, temperature and light), allowing robots to perform accurate responses to environmental changes. It demonstrates the potential of neuromorphic sensory systems in intelligent robotics.

In summary, the integration of synaptic devices has driven the evolution of tactile sensors from simple pressure detection to multifunctional, self-powered and intelligent E-skin systems, laying a solid foundation for next-generation wearable devices and human-machine interaction.

Vision sensors. The current generation of neuromorphic vision technologies faces significant challenges, including high power consumption and inefficiencies due to the separation of optical perception, processing and




Figure 6. Examples of tactile sensors and electronic skin (A) A photograph of a 4×4 pixelated ATFES array combined with dome-shaped PEDOT: PSS gate electrodes positioned on flat PDMS. The inset features a cross-sectional photograph of the ATFES array. (B) A schematic illustration of the alphabet "N" pattern drawn with a commercial touch pen on the 4×4 ATFES array. The inset displays the "N" pattern encoded by varying magnitudes of pressure spikes (ranging from 5×10^{-2} to 40 kPa) at $V_G = -30V$. (C) A histogram showing $\Delta w/w_0$ in the 4×4 ATFES array. Reproduced with permission.³⁶ Copyright 2020, Wiley - VCH. (D) Schematic of the experimental setup for edge detection. The flexible near-sensor computing system mounted on the finger is used to scan a circle mold.¹⁹¹ (E) Edge detection decoded from experiment. Reproduced with permission.¹⁹¹ Copyright 2022, Wiley - VCH. (F) Schematic representation of an e-skin integrated self-powered tactile synaptic transistor. Reproduced with permission.¹⁹³ Copyright 2019, Elsevier. (G) The basic structure of our SMNE. Reproduced with permission.¹⁹⁴ Copyright 2024, Tsinghua University Press.

storage units. To address these limitations, researchers are exploring the development of novel neuromorphic vision systems based on integrated neuromorphic chips. These systems can enhance the computational efficiency and reduce energy consumption by emulating the operational principles of neurons and synapses in the brain. The advent of integrated synaptic arrays has enabled the implementation of numerous synaptic connections on a single neuromorphic chip, essential for constructing complex neural networks and enhancing information processing capabilities. Furthermore, the neuromorphic chip offer high-density integration and parallel processing, both critical for developing advanced computing architectures that combine sensory storage and computation. These technological advancements are

expected to lead to more efficient and intelligent information processing in vision sensor technologies.¹⁹⁵⁻¹⁹⁷

Conventional image sensors in vision systems require transferring data to a memory unit for storage after capturing optical signals. The data is then analyzed and recognized by a processing unit. This process increases system complexity and can result in delays in data transfer and increased energy consumption. In 2024, Jiang et al. proposed the hardware-level image recognition system based on ZnO photoelectric synaptic arrays, which achieves simultaneous sensing and storage of optical signals through its unique photoelectric properties.¹⁹⁸ This optoelectronic synaptic array responds to the changes in light intensity and varies in its responses to the

duration, frequency and number of light stimuli. This functionality mimics the preprocessing capabilities of neurons in the biological retina, such as filtering and noise reduction. As a result, the input data becomes more accurate and efficient for subsequent image processing and recognition tasks. Furthermore, the system incorporates an image denoising function at the hardware level, optimizing the image quality by mapping grayscale values to light stimulus intensity and utilizing the persistent photoconductive effect of the photoelectric synapses for real-time image denoising (Figures 7A-D). The self-denoising function enhances image recognition precision and minimizes the computational resources required in subsequent processing stages, offering a novel approach to more efficient optical neuromorphic computation.

In addition, Zhang et al. introduced an all-optically controlled synaptic device based on an IGZO/SnO/SnS heterostructure.³⁷ It can mimic the retina-inspired visual sensors and exhibits bidirectional synaptic plasticity under light stimulation. The device exhibits both excitatory and inhibitory synaptic behaviors across a range of UV and visible wavelengths. Additionally, it directly processes optical signals via a simple heterojunction stacking structure and engineered energy bands. Using an ANN simulator, the synaptic device achieves a 91% accuracy in handwritten digit recognition, highlighting its potential for image recognition. Moreover, both the visual imaging and memory processes of the human brain and the damaging effects of UV light on the retinas are simulated using an 8×8 array of photoelectric synapses. As illustrated in Figures 7E–F, the array encodes and recalls characters via sequences of light pulses, thereby simulating both the processes of learning and forgetting visual information. This study offers an insight into the development of all-optically controlled optoelectronic synaptic devices and lays a crucial theoretical and experimental foundation for future sophisticated artificial visual systems.

Integrated neuromorphic chips show significant promise in image recognition and sensing technologies by mimicking the neuronal and synaptic functions of the brain. This capability is evidenced by the enhanced computational efficiency, reduced energy consumption and improved recognition accuracy. These chips manage complex data tasks while providing biological interpretability and dynamic temporal processing, thus paving a new direction for advancing AI systems.

Brain-like computing

As an emerging paradigm, brain-like computing seeks to replicate the neural network structure and information processing mechanisms of the human brain to enable efficient and intelligent computing. In this field, memory effects, particularly in synaptic devices, have become key technologies for brain-like computing due to their unique physical properties.^{199,200} Synaptic devices not only replicate the plasticity of biological synapses but also enable the physical integration of data storage and processing, providing robust hardware support for brain-like computing.²⁰¹ The multi-state electrical behavior of synaptic device allows the processing and storage of multi-state information, overcoming the limitations of traditional binary logic and enhancing the information processing capabilities of brain-like computation. In specific applications, memory effects are widely used to construct artificial synapses and neural networks. Large-scale synapse arrays enable neuromorphic computation, thereby improving computational efficiency and information processing capacity.^{202,203} For example, constructing cross-arrays of synapses enables neural network simulations, thereby increasing computational speed and accuracy.

James et al. introduced an integrated processor chip combining memory arrays and CMOS devices for neuromorphic computing and machine learning. This chip efficiently performs multiply-and-accumulate (MAC) operations, a key step in neural network computation, by integrating a memristor array with CMOS circuitry. The integrated design allows the chip to significantly improve computational efficiency while reducing energy consumption. This design not only demonstrates the potential of memory in neuromorphic computing but also offers a direction for future high-performance, low-power AI hardware.²⁰⁴ As shown in Figure 8A, Yuan et al. investigated the thermal stability of 1 Mbit RRAM arrays and proposed a high-density 1Mb embedded RRAM macro layout. They enhanced the thermal stability and integration density of the memristor array by optimizing the material and device design. This high-density layout not only improves the performance of memory

arrays but also reduces fabrication costs, enabling large-scale commercial applications. Their research provides crucial technical support for the application of memristors in brain-like computing.²⁰⁵ Moreover, Cai et al. developed a fully integrated, reprogrammable memory/CMOS system for efficient multiplication and accumulation operations. This system achieves efficient neuromorphic computation by integrating the memristor with CMOS circuits (Figure 8B). The integrated design not only improves computational efficiency but also reduces the energy consumption.²⁰⁶

In addition, Gao et al. developed a hidden physical unclonable function (PUF) chip using an integrated memristor array and peripheral devices, achieving a zero-bit error rate (BER) and significant resistance to attacks (Figure 8C).²⁰⁷ This chip provides a highly secure cryptographic function by exploiting the physical properties of the memristor. The non-clonability and high stability of the memory make this chip exceptional in terms of security and reliability, opening new possibilities for the application of brain-like computing in security. Harabi et al. developed a Bayesian machine based on a memristor, capable of performing tasks with localized storage and data (Figure 8D).²⁰⁸ This machine combines the advantages of a Bayesian network and a memristor to enable efficient probabilistic reasoning and decision-making. This design not only improves computational efficiency but also offers a new insight for future high-performance, low-power brain-like chips.

Overall speaking, the application of integrated neuromorphic chips in brain-like computing holds significant potential. Through interdisciplinary research and collaboration, their performance and applications can be further optimized, advancing the development of brain-like computing. The applications in brain-like computing will continue to expand, offering new possibilities for achieving efficient and intelligent computing.

Intelligent robots

Brain-like chips enable robots to mimic human-like cognitive and learning capabilities by simulating the neural network and neuronal behavior of the human brain. In robotics, brain-like chips primarily contribute to cognitive learning, multimodal information processing and bionic control. Figure 9 illustrates the application of brain-like devices in robotics and highlights their potential in cognitive learning, multimodal information processing and bionic control. For example, a Battenberg vehicle model based on memristor achieves precise control over vehicle behavior by adjusting the conductivity of the memristor array through a supervised learning algorithm, allowing it to accurately follow a predetermined path.²⁰⁹ On the other hand, a path-planning robot achieves autonomous navigation and path planning in a 2D maze using reinforcement learning.²¹⁰ Additionally, brain-like chip-based memristor can switch from short-term to long-term memory, as demonstrated by the memristor-based artificial neural pathway (ANP). It enables rapid response and memory to light signals through repeated electrical stimulation training, allowing the robot to adapt to various task requirements (Figure 9A).²¹¹ In multimodal information processing, the multi-modulation mechanism and structures of brain-like chips enable simultaneous processing of sensory and spatiotemporal information. For instance, a multifunctional optoelectronic hybrid integrated neuron (AOHN) based on memristor integrates spatial and temporal optoelectronic information simultaneously, enabling perception and response to complex environments (Figure 9B).²¹² Brain-like chips achieve massively parallel computation through memristor arrays and frequency division multiplexing techniques, such as the parallel processing and classification of image batches via the memristor cross-array structure, improving the information processing speed and efficiency.²¹³

In bionic control, brain-like-chip-based neuromorphic circuits mimic the functions of biological neuromuscular junctions (NMJs), which combine analog and digital control advantages. For example, memristor-based neuromuscular junction simulation systems directly control MEMS actuators via ultrasonic distance sensing, enabling precise control of eye movements.²¹⁴ Hybrid analog-digital computing platforms based on memristor demonstrate the low latency and high energy efficiency in adaptive balancing robots (Figure 9C), enabling more precise and efficient motion control in complex environments.²¹⁵

In 2025, self-driven memristor synapses based on Ga₂O₃ nanowires were demonstrated to own the considerable potential for humanoid robot learning.²¹⁶ These devices can emulate the key biological synaptic functions,




Figure 7. A hardware-level image recognition system based on a ZnO photo-synapse array (A) A hardware test board designated for the image recognition system. (B) A schematic representation of the mapping process from the optical mask pattern to the ZnO photo-synapse array. (C) A circuit diagram illustrating the implementation of current acquisition within the ZnO photo-synapses crossbar array. (D) Image storage characteristics of the ZnO photo-synapse array, where the current matrix is extracted after 5 s (left panel), 100 s (middle panel), and 300 s (right panel) following 10 consecutive pulse stimuli (pulse width: 1 s, pulse interval: 1 s, light intensity: 0.5 mW cm^{-2}). The read voltage is maintained at 1.2 V, and ΔI indicates the difference between the photocurrent and the initial dark current. Reproduced with permission.¹⁹⁸ Copyright 2024, Wiley - VCH. A simulation of visual imaging and memory functions in human brain employing the IGZO/SnO/SnS synaptic device array. (E) A schematic illustrating the structure of the IGZO/SnO/SnS synaptic device array alongside the memory formation process akin to human brain function. (F) Illustrations depict the imaging and memory functions for the characters "Z", "J", and "U" at a light wavelength of 658 nm. Reproduced with permission.³⁷ Copyright 2024, American Chemical Society.

including peak-time-dependent plasticity, impulse facilitation and memory learning. In the experiments, Zhang et al. enabled humanoid robots to

execute motor actions such as arm lifting and waving in response to distinct light pulse inputs (Figure 9D), indicating that brain-inspired devices can




Figure 8. Examples of brain-inspired computing (A) Layout of 1Mb embedded RRAM macro. Reproduced with permission.²⁰⁵ Copyright 2022, MDPI. (B) Integrated chip wire-bonded on a pin-grid array package. Inset, testing set-up used to power and test the integrated memristor/CMOS chip. Reproduced with permission.²⁰⁶ Copyright 2019, Springer Nature. (C) The function and mechanism of PUFs for hardware security. PUFs generate unique electronic fingerprints for device identification and data encryption. Furthermore, programming memristors enables effective data concealment and recovery, thereby enhancing security. Reproduced with permission.²⁰⁷ Copyright 2022, American Association for the Advancement of Science. (D) Optical micrograph of the Bayesian system. Details of the likelihood block, which includes digital circuitry and a memory block with its peripheral circuitry. Micrograph of the 2T2R memristor array. Scanning electron micrograph (SEM) of a memristor in the back-end of the hybrid memristor/CMOS process. Reproduced with permission. Reproduced with permission.²⁰⁸ Copyright 2022, Springer Nature.

extend beyond cognitive learning to the direct control of motor behavior.²¹⁶ Building on this concept, they further developed a graphene/(Al,Ga)N nanowire-based dual-mode synaptic device that further illustrates the promise of synaptic electronics in robotics (Figure 9E).²¹⁷ Operating as a self-powered UV photodetector under zero bias and as an ultralow-energy artificial synapse under external bias, the device supports the learning–forgetting–relearning cycles. When integrated into humanoid robots, these dual-mode devices enable the real-time light-direction sensing and adaptive motor control, including orientation adjustment and memory-guided actions.


Beyond basic motion execution, deeply integrating neuromorphic chips into the robot perception–compute–actuation loop to enable multitasking, autonomous navigation and embodied adaptability represents a key frontier in intelligent robotics. First, mobile robots in complex environments require the capability for low-latency, multimodal multitasking. Ma et al. developed the TianjiX neuromorphic chip, which features a spatiotemporally elastic architecture supporting the asynchronous execution of multiple neural network models.²¹⁸ The mobile robot “Tianjicat” built upon this chip, successfully demonstrated the concurrent execution of sound tracking, object recognition, obstacle avoidance and decision-making. Compared to a traditional embedded GPU (NVIDIA Jetson TX2), the system reduced latency by approximately 79-fold and dynamic power consumption by over 50%, demonstrating the immense advantage of dedicated neuromorphic hardware for edge robotic computing. Second, autonomous navigation (e.g., SLAM) and path planning are core manifestations of robotic intelligence. Yang et al. reviewed advancements in neuromorphic electronics for robotic perception and navigation.²¹⁹ By utilizing brain-inspired chips to run spiking neural networks

(SNNs) coupled with event-based sensors (e.g., DVS), robots can achieve energy-efficient simultaneous localization and mapping (SLAM) in unknown environments. This spike-based sparse computing paradigm significantly reduces data redundancy, making it particularly suitable for resource-constrained micro-robots conducting long-term autonomous exploration. Finally, endowing robots with “Embodied Intelligence” to adapt to dynamic environments is the ultimate goal. Putra et al. proposed the concept of “Embodied Neuromorphic Artificial Intelligence”, emphasizing the importance of hardware–software co-design. By leveraging the online learning capabilities of SNNs (e.g., STDP-based unsupervised learning), robots can continuously update their knowledge through interaction with the environment at run-time, thereby adapting to unforeseen changes. This self-adaptive capability, often lacking in traditional pre-programmed robots, marks a transition from automation to true intelligence.

Hence, these advances highlight how synaptic devices can effectively bridge perception and action, extending brain-inspired chips from cognitive processing toward energy-efficient and adaptive motor control in robotic systems. Brain-like chips grant robots human-like intelligence and learning capabilities, allowing them to autonomously adapt and optimize behavior in complex environments. Future research will focus on enhancing the performance of brain-like chips and addressing challenges like device uniformity and weak signal detection to achieve more efficient and intelligent robotic systems.

Neuromorphic computing paradigms and system challenges

In recent years, the rapid development of neuromorphic computing archi-



bar arrays offer the potential for highly efficient parallel matrix–vector multiplication (MVM), their practical deployment at large scale is significantly constrained by inherent physical and architectural limitations. These include IR-drop-induced weight distortion, device-to-device variability, nonlinear and

asymmetric conductance updates, sneak-path leakage, limited programming precision, and endurance degradation, all of which deteriorate computational accuracy when scaling from small arrays to chip-level systems.²²⁰⁻²²² These challenges represent major bottlenecks for the practical adoption of analog neuromorphic accelerators.

Meanwhile, fundamental architectural differences have emerged among ANN accelerators, SNN processors and in-sensor computing architectures. ANN accelerators rely on digital or analog MAC operations and benefit from a mature training ecosystem, yet their energy consumption is dominated by data movement. SNN processors exploit event-driven sparse computation and are well suited for low-power and online-learning tasks, though their training remains nontrivial.^{223,224} In contrast, in-sensor computing, which tightly integrates sensing and computation, fundamentally suppresses the data-movement bottleneck. Recent optoelectronic synapse-based vision front-end chips have demonstrated superior performance in image classification, dynamic vision processing and noise suppression.^{102,225} Therefore, these complementary computing paradigms form the major technological pathways driving neuromorphic system development.

Alongside architectural advances, several representative neuromorphic chips have demonstrated the feasibility of system-level neuromorphic intelligence. IBM TrueNorth incorporates one million neurons and 2.56×10^8 synapses, enabling milliwatt-level inference.²²⁶ Intel Loihi and Loihi 2 support diverse synaptic plasticity mechanisms such as STDP and three-factor learning, enabling adaptive, low-power intelligent computation.²²⁴ The TianjiC and TianjiX processors further integrate hybrid ANN–SNN computing architectures and have been validated in intelligent decision-making tasks.^{20,218} These platforms collectively indicate that neuromorphic computing is transitioning from device-level concepts to practical system-level implementations. Future progress will rely on co-design across device, circuit, architecture, algorithm and application layers to achieve high energy efficiency, low latency, and scalable neuromorphic intelligence.

Potential applications

The integrated neuromorphic chips, utilizing the neuromorphic computing capabilities of synaptic devices, have powerful sensing and processing capabilities that enable real-time, highly sensitive sensing. Its multimodal sensing capability opens broad application prospects across various fields. Its application in healthcare is promising.^{227,228} As shown in Figure 10A, first, the integrated neuromorphic chips can be incorporated into wearable health monitoring devices to monitor the physiological state of the body in real time, such as heart rate, body temperature and blood pressure. These devices can enable telemedicine and personalized health management, helping doctors adjust treatment plans promptly. Second, they can also be used in rehabilitation to help patients restore sensory and motor functions. For example, integrating them into rehabilitation equipment allows haptic feedback to aid patients in rehabilitation training. Lastly, neuromorphic chips can be integrated into smart prostheses to provide haptic feedback, making them more akin to natural limbs and significantly improving the quality of life for amputee patients.

In human-computer interaction and brain-computer interface, the integrated neuromorphic chips can also have significant application potential. They are used in virtual reality and augmented reality devices to provide haptic feedback, enhancing the user's immersion and interaction experience. For example, users can feel the texture and temperature of objects in a virtual environment, improving the realism. Then, it can be integrated into smart wearable devices to provide real-time environmental sensing and health monitoring. For example, smartwatches can use neuromorphic chips to sense temperature and pressure, providing real-time environmental data. Moreover, integrated neuromorphic chips can be used in smart homes and buildings to sense physical stimuli such as temperature, humidity and pressure, enabling smarter home control and building management.

The integration of synaptic memristive devices into brain–computer interfaces (BCIs) have evolved from neural signal analysis to adaptive closed-loop control. Liu et al. demonstrated a memristor-array-based neural signal analysis system that efficiently filtered and identified epilepsy-related brain activities with over 400 times higher energy efficiency than CMOS circuits.²²⁹ In Figure 10B, Dias et al. developed a memristor-based neuromodulation inter-

face capable of real-time monitoring and adaptive control of neuronal populations, where the device acted as an artificial synapse with reversible short-term plasticity.³⁸ Furthermore, Liu et al. realized a large-scale 128 k-cell memristor chip as an adaptive neuromorphic decoder for real-time drone control, achieving software-equivalent accuracy with ultra-low power consumption and demonstrating brain–memristor co-evolution.⁸⁰ Hence, these works highlight that integrating synaptic devices into BCIs enables low-latency, bioinspired and self-adaptive interfaces for next-generation neuroprosthetic and immersive human–machine interaction systems.

In addition, integrated neuromorphic chips have significant potential in intelligent robotics. They can be used in the skin of humanoid robots to enable them to sense environmental stimuli, such as pressure, temperature and texture. This will help robots better adapt to complex environments, allowing for more natural and flexible interactions. Furthermore, they can be used in service robots to sense and respond to users' tactile inputs, offering more personalized services. For example, service robots can use neuromorphic chips to sense user touch, offering a more natural interaction experience. In Figure 10C, Bao et al. demonstrated a 3D-printed humanoid hand integrating Kresling-origami pressure sensors with a synaptic transistor-based neuromorphic circuit, allowing adaptive grasping of unknown objects without external controllers. The system autonomously enhances its grip through repetitive training, emulating human spinal reflex learning. It employs six-axis robot-assisted direct ink writing for printing conductive traces on complex 3D surfaces, which provides a scalable approach for flexible, high-density and bio-inspired robotic platforms.²³⁰ In industrial robots, neuromorphic chips improve the operational precision and efficiency, particularly in scenarios requiring high sensitivity and real-time response.

In the field of aerial vehicles, neuromorphic chips have demonstrated unique advantages in real-time perception, efficient control and adaptability to extreme environments. Conventional unmanned aerial vehicles (UAVs) often rely on power-hungry GPUs or embedded processors, limiting their miniaturization and response speed, particularly in resource-constrained micro-aircraft. As shown in Figure 10D, Paredes-Vallés et al. developed a fully neuromorphic vision–control integrated system that achieves end-to-end flight control based on event-camera inputs.²³¹ By deploying a spiking neural network (SNN) on the Intel Loihi neuromorphic chip, the quadrotor system performs visual perception and control command generation at 200 Hz with only 7–12 mW of power consumption, significantly lower than traditional embedded GPU platforms. The vision module extracts optical flow from raw event streams through self-supervised learning, while the control module employs an evolution-trained linear decoder to execute hovering, landing and lateral maneuvers, showing strong sim-to-real transferability. This work verifies the feasibility of neuromorphic hardware for autonomous flight control, providing a low-power, adaptive pathway toward insect-scale micro-air vehicles, deep-space exploration drones, and swarm-intelligent flight systems capable of GPS-free navigation in complex and dynamic environments.

SUMMARY AND OUTLOOK

This review has provided a comprehensive overview of recent progress in integrated neuromorphic chips, spanning from fundamental memristive mechanisms and diverse material-structure configurations to advanced heterogeneous integration technologies and their transformative applications. While significant breakthroughs have been achieved, bridging the gap from laboratory prototypes to large-scale practical deployment requires addressing critical bottlenecks across three hierarchical levels.

At the device level, the primary challenge lies in reconciling the intrinsic trade-offs between linearity, dynamic range and reliability within a single synaptic element. Although novel materials such as metal oxides and 2D materials have demonstrated promising scalability, the stochastic nature of ion migration inevitably leads to cycle-to-cycle and device-to-device variability, which introduces noise that degrades the precision of neural inference. Furthermore, achieving linear and symmetric weight updates remains difficult in filamentary switching mechanisms, and limited endurance under high-frequency operation continues to hinder commercial adoption. Future research therefore prioritizes interface engineering and defect control to minimize stochasticity while exploring non-volatile mechanisms that offer both high switching speed and robust analog retention.




Figure 10. Examples of potential applications (A) The research line of neuromorphic chips in the field of biomedical engineering includes three aspects: biocompatibility, individual-based treatment and clinical validation. Reproduced with permission.²²⁸ Copyright 2025, Elsevier. (B) The proposed in vivo concept of neuromodulation device. Reproduced with permission.³⁸ Copyright 2022, American Chemical Society. (C) Schematic diagram of robot 3D printing for three different types of surfaces. Schematic diagram of printing procedure with in situ laser sintering. The six-axis robot 3D printing setup. Reproduced with permission.²³⁰ Copyright 2022, The Authors, distributed under CC BY 4.0. (D) Hardware overview shows the communication among event camera, neuromorphic processor, single-board computer, and flight controller. Composite picture and graph demonstrating the system for an optical flow constant divergence landing, with estimated divergence (solid orange line) oscillating around a set point (dashed orange line) while height is decreasing (solid blue line). Reproduced with permission.²⁵¹ Copyright 2024, American Association for the Advancement of Science.

At the circuit level, scaling up from discrete devices to massive crossbar arrays introduces dominant physical constraints related to parasites and interconnects. A critical bottleneck is the parasitic resistance in large-scale analog arrays, which causes significant voltage drops (IR drop) along word and bit lines. This effect leads to deviations in the effective voltage applied to memory cells, resulting in severe computational errors that are spatially dependent and difficult to compensate for mathematically. Additionally, as the integration density increases, the “memory wall” becomes more

pronounced, necessitating advanced solutions such as 3D heterogeneous integration and processing-in-memory (PIM) architectures to minimize the energy latency of data movement. Circuit designers need to tackle the integration of area-efficient peripheral interfaces (e.g., ADCs/DACs) and implement robust selector technologies to suppress sneak path currents in high-density arrays.

At the system level, relying solely on device or circuit improvements is insufficient to meet the demands of complex intelligent tasks, necessitating a

paradigm shift toward algorithm–hardware co-design. Future systems should move beyond agnostic algorithms to adopt “fault-aware” training strategies that can proactively tolerate and adapt to hardware imperfections such as variability and stuck-at faults. Moreover, to support the dynamic mapping of diverse neural network models (ANNs, SNNs and hybrids) onto physical hardware, architectural elasticity is essential. Developing comprehensive compiler stacks that can automatically optimize spatiotemporal resource allocation, which will be the key to bridging the gap between abstract algorithmic models and non-ideal physical hardware, ultimately enabling robust, adaptive and energy-efficient neuromorphic intelligence.

In conclusion, the advancement of integrated neuromorphic chips constitutes a critical evolution in computing architecture, necessitating the synergistic integration of materials science, circuit design and algorithm optimization. Bridging the current gaps in device stability, array scalability and system compatibility is essential for translating these bio-inspired prototypes into practical hardware. As these interdisciplinary challenges are addressed, neuromorphic chips are expected to provide the energy-efficient computational foundation necessary for next-generation autonomous robotics, healthcare monitoring and human-machine interfaces in the post-Moore era.

REFERENCES

- Huang W., Jiang S., Lin Z., et al. (2025). All-optical modulation self-powered optoelectronic synaptic devices with monochromatic ultraviolet for inhibitory/excitatory synaptic behaviors. *Appl. Phys. Rev.* **12**:031418. DOI:10.1063/5.0259134
- Li C., Wang J., Li D., et al. (2022). An oxide-based heterojunction optoelectronic synaptic device with wideband and rapid response performance. *Chin. J. Met. Sci. Technol.* **123**:159–167. DOI:10.1016/j.jmst.2021.11.082
- Li Q., Wang T., Hu X., et al. (2022). Organic optoelectronic synaptic devices for energy-efficient neuromorphic computing. *IEEE Electron Device Lett.* **43**:1089–1092. DOI:10.1109/LED.2022.3180346
- Kuzum D., Yu S. and Philip Wong H.S. (2013). Synaptic electronics: Materials, devices and applications. *Nanotechnology* **24**:382001. DOI:10.1088/0957-4484/24/38/382001
- Indiveri G. and Liu S.C. (2015). Memory and information processing in neuromorphic systems. *Proc. IEEE* **103**:1379–1397. DOI:10.1109/JPROC.2015.2444094
- Yang S., Li Y., Kang F., et al. (2025). Recent progress in organic cocrystal-based superlattices and their optoelectronic applications. *Adv. Funct. Mater.* **35**:2504976. DOI:10.1002/adfm.202504976
- Zhang Y., Tan C.M.J., Toepfer C.N., et al. (2024). Microscale droplet assembly enables biocompatible multifunctional modular iontronics. *Science* **386**:1024–1030. DOI:10.1126/science.adr0428
- Xiong T., Li W., Yu P., et al. (2023). Fluidic memristor: Bringing chemistry to neuromorphic devices. *The Innovation* **4**:100435. DOI:10.1016/j.xinn.2023.100435
- Mo Y., Luo B., Dong H., et al. (2022). Light-stimulated artificial synapses based on Si-doped GaN thin films. *J. Mater. Chem. C* **10**:13099–13106. DOI:10.1039/D2TC02168D
- Zhang Z., Wang S., Liu C., et al. (2022). All-in-one two-dimensional retinomorphic hardware device for motion detection and recognition. *Nat. Nanotechnol.* **17**:27–32. DOI:10.1038/s41565-021-01003-1
- Wan W., Kubendran R., Schaefer C., et al. (2022). A compute-in-memory chip based on resistive random-access memory. *Nature* **608**:504–512. DOI:10.1038/s41586-022-04992-8
- Yao P., Wu H., Gao B., et al. (2020). Fully hardware-implemented memristor convolutional neural network. *Nature* **577**:641–646. DOI:10.1038/s41586-020-1942-4
- Zhang J., Li J., Yang L., et al. (2025). Electric-stimulated controllable synaptic GaN nanodevice for neuromorphic computing. *Chip* **4**:100149. DOI:10.1016/j.chip.2025.100149
- Xu Z., Chen S., Pan Y., et al. (2025). Preparation of organic N-fused peryleneimide-MXene hybrid material for robust versatile memristive device. *Int. J. Extreme Manuf.* **7**:025507. DOI:10.1088/2631-7990/ad9bff
- Zhu K., Pazos S., Aguirre F., et al. (2023). Hybrid 2D–CMOS microchips for memristive applications. *Nature* **618**:57–62. DOI:10.1038/s41586-023-05973-1
- Rao M., Tang H., Wu J., et al. (2023). Thousands of conductance levels in memristors integrated on CMOS. *Nature* **615**:823–829. DOI:10.1038/s41586-023-05759-5
- Zhang H., Jiang B., Cheng C., et al. (2023). A self-rectifying synaptic memristor array with ultrahigh weight potentiation linearity for a self-organizing-map neural network. *Nano Lett.* **23**:3107–3115. DOI:10.1021/acs.nanolett.2c03624
- Huang J., Yang S., Tang X., et al. (2023). Flexible, transparent, and wafer-scale artificial synapse array based on TiO/Ti₃C₂T film for neuromorphic computing. *Adv. Mater.* **35**:2303737. DOI:10.1002/adma.202303737
- Le V.-Q., Do T.-H., Retamal J.R.D., et al. (2019). Van der Waals heteroepitaxial AZO/NiO/AZO/muscovite (ANA/muscovite) transparent flexible memristor. *Nano Energy* **56**:322–329. DOI:10.1016/j.nanoen.2018.10.042
- Pei J., Deng L., Song S., et al. (2019). Towards artificial general intelligence with hybrid Tianjic chip architecture. *Nature* **572**:106–111. DOI:10.1038/s41586-019-1424-8
- Chen H., Xue X., Liu C., et al. (2021). Logic gates based on neuristors made from two-dimensional materials. *Nat. Electron.* **4**:399–404. DOI:10.1038/s41928-021-00591-z
- Kwon J.Y., Kim J.E., Kim J.S., et al. (2024). Artificial sensory system based on memristive devices. *Exploration* **4**:20220162. DOI:10.1002/EXP.20220162
- Kim S.J., Im I.H., Baek J.H., et al. (2025). Linearly programmable two-dimensional halide perovskite memristor arrays for neuromorphic computing. *Nat. Nanotechnol.* **20**:83–92. DOI:10.1038/s41565-024-01790-3
- Jo Y., Woo D.Y., Noh G., et al. (2024). Hardware implementation of network connectivity relationships using 2D hBn-based artificial neuron and synaptic devices. *Adv. Funct. Mater.* **34**:2309058. DOI:10.1002/adfm.202309058
- Sun B., Guo T., Zhou G., et al. (2021). Synaptic devices based neuromorphic computing applications in artificial intelligence. *Mater. Today Phys.* **18**:100393. DOI:10.1016/j.mtphys.2021.100393
- Merces L., Ferro L.M.M., Nawaz A., et al. (2024). Advanced neuromorphic applications enabled by synaptic ion-gating vertical transistors. *Adv. Sci.* **11**:2305611. DOI:10.1002/advs.202305611
- Sehgal A., Dhull S., Roy S., et al. (2024). Advancements in memory technologies for artificial synapses. *J. Mater. Chem. C* **12**:5274–5298. DOI:10.1039/D3TC04131J
- Seok H., Lee D., Son S., et al. (2024). Beyond von neumann architecture: Brain-inspired artificial neuromorphic devices and integrated computing. *Adv. Electron. Mater.* **10**:2300839. DOI:10.1002/aeml.202300839
- Tian B., Xie Z., Chen L., et al. (2023). Ultralow-power in-memory computing based on ferroelectric memcapacitor network. *Exploration* **3**:20220126. DOI:10.1002/EXP.20220126
- Li J., Shen Z., Cao Y., et al. (2022). Artificial synapses enabled neuromorphic computing: From blueprints to reality. *Nano Energy* **103**:107744. DOI:10.1016/j.nanoen.2022.107744
- Song S., Kim M., Yoo G., et al. (2021). Solution-processed oxide semiconductor-based artificial optoelectronic synapse array for spatiotemporal synaptic integration. *J. Alloys Compd.* **857**:158027. DOI:10.1016/j.jallcom.2020.158027
- Chen Y., Shi Z., Lv B., et al. (2024). In situ growth of wafer-scale patterned graphene and fabrication of optoelectronic artificial synaptic device array based on Graphene/n-AlGaIn heterojunction for visual learning. *Small* **20**:2401150. DOI:10.1002/smll.202401150
- Xiang D., Liu T., Zhang X., et al. (2021). Dielectric engineered two-dimensional neuromorphic transistors. *Nano Lett.* **21**:3557–3565. DOI:10.1021/acs.nanolett.1c00492
- Huang M., Ali W., Yang L., et al. (2023). Multifunctional optoelectronic synapses based on arrayed MoS₂ monolayers emulating human association memory. *Adv. Sci.* **10**:2300120. DOI:10.1002/advs.202300120
- Naqi M., Kim T., Cho Y., et al. (2024). Large scale integrated IGZO crossbar memristor array based artificial neural architecture for scalable in-memory computing. *Mater. Today Nano* **25**:100441. DOI:10.1016/j.mtnano.2023.100441
- Lee K., Jang S., Kim K.L., et al. (2020). Artificially intelligent tactile ferroelectric skin. *Adv. Sci.* **7**:2001662. DOI:10.1002/advs.202001662
- Zhang T., Fan C., Hu L., et al. (2024). A reconfigurable all-optical-controlled synaptic device for neuromorphic computing applications. *ACS Nano* **18**:16236–16247. DOI:10.1021/acsnano.4c02278
- Dias C., Castro D., Aroso M., et al. (2022). Memristor-based neuromodulation device for real-time monitoring and adaptive control of neuronal populations. *ACS Appl. Electron. Mater.* **4**:2380–2387. DOI:10.1021/acsaem.2c00198
- Xia Z., Sun X., Wang Z., et al. (2025). Low-power memristor for neuromorphic computing: From materials to applications. *Nano-Micro Lett.* **17**:217. DOI:10.1007/s40820-025-01705-4
- Abdelouahab M.-S., Lozi R. and Chua L. (2014). Memfractance: A mathematical paradigm for circuit elements with memory. *Int. J. Bifurcation Chaos* **24**:1430023. DOI:10.1142/S0218127414300237
- Neves G., Cooke S.F. and Bliss T.V.P. (2008). Synaptic plasticity, memory and the hippocampus: A neural network approach to causality. *Nat. Rev. Neurosci.* **9**:65–75. DOI:10.1038/nrn2303
- Xiao Z. and Huang J. (2016). Energy-efficient hybrid perovskite memristors and synaptic devices. *Adv. Electron. Mater.* **2**:1600100. DOI:10.1002/aeml.201600100
- Campbell A.P. and Smrcka A.V. (2018). Targeting G protein-coupled receptor signalling by blocking G proteins. *Nat. Rev. Drug Discovery* **17**:789–803. DOI:10.1038/nrd.2018.135
- Li C.-Y., Lu J.-T., Wu C.-P., et al. (2004). Bidirectional modification of presynaptic neuronal excitability accompanying spike timing-dependent synaptic plasticity. *Neuron* **41**:257–268. DOI:10.1016/S0896-6273(03)00847-X
- de la Rica R. and Matsui H. (2010). Applications of peptide and protein-based materials in bionanotechnology. *Chem. Soc. Rev.* **39**:3499–3509. DOI:10.1039/B917574C
- Palaferrri D., Todorov Y., Bigioli A., et al. (2018). Room-temperature nine-μm-wavelength photodetectors and GHz-frequency heterodyne receivers. *Nature* **556**:85–88. DOI:10.1038/nature25790

47. Ren Y., Bu X., Wang M., et al. (2022). Synaptic plasticity in self-powered artificial striate cortex for binocular orientation selectivity. *Nat. Commun.* **13**:5585. DOI:10.1038/s41467-022-33393-8
48. Wu J., Zhang L., Chang W., et al. (2025). A biomimetic ionic hydrogel synapse for self-powered tactile-visual fusion perception. *Adv. Funct. Mater.* **35**:2500048. DOI:10.1002/adfm.202500048
49. Zhang J., Xu K., Lu L., et al. (2025). Ferroelectric/antiferroelectric HfZrO_x artificial synapses/neurons for convolutional neural network–spiking neural network neuromorphic computing. *Nano Lett.* **25**:13739–13747. DOI:10.1021/acs.nanolett.5c02889
50. Mishra A.K., Pathak A. and Pandey S.K. (2025). Exploring multilevel properties of GeTe-based phase change memory devices for programmable synaptic activity. *ACS Appl. Electron. Mater.* **7**:714–720. DOI:10.1021/acsaem.4c01802
51. Han Z., Xing Y., Lin Y., et al. (2025). Artificial synapse with high weight-updating performance based on charge-trapping mechanism. *ACS Appl. Mater. Interfaces* **17**:18645–18654. DOI:10.1021/acsaami.5c00738
52. Liu L., Dananjaya P.A., Chee M.Y., et al. (2023). Proton-assisted redox-based three-terminal memristor for synaptic device applications. *ACS Appl. Mater. Interfaces* **15**:29287–29296. DOI:10.1021/acsaami.3c03974
53. Boyn S., Grollier J., Lecerf G., et al. (2017). Learning through ferroelectric domain dynamics in solid-state synapses. *Nat. Commun.* **8**:14736. DOI:10.1038/ncomms14736
54. Nayak A., Ohno T., Tsuruoka T., et al. (2012). Controlling the synaptic plasticity of a Cu₂S gap-type atomic switch. *Adv. Funct. Mater.* **22**:3606–3613. DOI:10.1002/adfm.201200640
55. Zhong Y., Li Y., Xu L., et al. (2015). Simple square pulses for implementing spike-timing-dependent plasticity in phase-change memory. *Phys. Status Solidi RRL* **9**:414–419. DOI:10.1002/pssr.201510150
56. Lee M., Lee W., Choi S., et al. (2017). Brain-inspired photonic neuromorphic devices using photodynamic amorphous oxide semiconductors and their persistent photoconductivity. *Adv. Mater.* **29**:1700951. DOI:10.1002/adma.201700951
57. Tan H., Ni Z., Peng W., et al. (2018). Broadband optoelectronic synaptic devices based on silicon nanocrystals for neuromorphic computing. *Nano Energy* **52**:422–430. DOI:10.1016/j.nanoen.2018.08.018
58. Zhou F., Zhou Z., Chen J., et al. (2019). Optoelectronic resistive random access memory for neuromorphic vision sensors. *Nat. Nanotechnol.* **14**:776–782. DOI:10.1038/s41565-019-0501-3
59. Wang Y., Lv Z., Chen J., et al. (2018). Photonic synapses based on inorganic perovskite quantum dots for neuromorphic computing. *Adv. Mater.* **30**:1802883. DOI:10.1002/adma.201802883
60. Ham S., Choi S., Cho H., et al. (2019). Photonic organolead halide perovskite artificial synapse capable of accelerated learning at low power inspired by dopamine-facilitated synaptic activity. *Adv. Funct. Mater.* **29**:1806646. DOI:10.1002/adfm.201806646
61. Park T.J., Deng S., Manna S., et al. (2023). Complex oxides for brain-inspired computing: A review. *Adv. Mater.* **35**:2203352. DOI:10.1002/adma.202203352
62. Wang X., Zong Y., Liu D., et al. (2023). Advanced optoelectronic devices for neuromorphic analog based on low-dimensional semiconductors. *Adv. Funct. Mater.* **33**:2213894. DOI:10.1002/adfm.202213894
63. Huang H., Liang X., Wang Y., et al. (2025). Fully integrated multi-mode optoelectronic memristor array for diversified in-sensor computing. *Nat. Nanotechnol.* **20**:93–103. DOI:10.1038/s41565-024-01794-z
64. Zhang W., Gao B., Tang J., et al. (2020). Neuro-inspired computing chips. *Nat. Electron.* **3**:371–382. DOI:10.1038/s41928-020-0435-7
65. Lu X.F., Zhang Y., Wang N., et al. (2021). Exploring low power and ultrafast memristor on p-type van der waals SnS. *Nano Lett.* **21**:8800–8807. DOI:10.1021/acs.nanolett.1c03169
66. Liu F., Peng Y., Liu Y., et al. (2021). Amorphous ZrO₂ tunnel junction memristor with a tunneling electroresistance ratio above 400. *IEEE Electron Device Lett.* **42**:696–699. DOI:10.1109/LED.2021.3069837
67. Zhang X., Wu C., Lv Y., et al. (2022). High-performance flexible polymer memristor based on stable filamentary switching. *Nano Lett.* **22**:7246–7253. DOI:10.1021/acs.nanolett.2c02765
68. Li B., Xia F., Du B., et al. (2024). 2D halide perovskites for high-performance resistive switching memory and artificial synapse applications. *Adv. Sci.* **11**:2310263. DOI:10.1002/advs.202310263
69. Ling Y., Li J., Luo T., et al. (2023). MoS₂-based memristor: Robust resistive switching behavior and reliable biological synapse emulation. *Nanomaterials* **13**:3117. DOI:10.3390/nano13243117
70. Wu Y., Huang H., Xu C., et al. (2023). The FAPbI₃ perovskite memristor with a PMMA passivation layer as an artificial synapse. *Appl. Phys. A* **129**:364. DOI:10.1007/s00339-023-06632-y
71. Song H., Hu S., Liu Y., et al. (2024). Linearity improvement of TiO₂-based flexible memristor synapses even under bending. *Phys. Status Solidi A* **221**:2300827. DOI:10.1002/pssa.202300827
72. Krishnaprasad A., Dev D., Shawkat M.S., et al. (2023). Graphene/MoS₂/SiO_x memristive synapses for linear weight update. *npj 2D Mater. Appl.* **7**:22. DOI:10.1038/s41699-023-00388-y
73. Chen A., Zhang P., Zheng Y., et al. (2024). Realizing reliable linearity and forming-free property in conductive bridging random access memory synapse by alloy electrode engineering. *Appl. Phys. Express* **17**:036505. DOI:10.35848/1882-0786/ad2f65
74. Yang T.J., Cho J.R., Lee H., et al. (2024). Improvement of the symmetry and linearity of synaptic weight update by combining the InGaZnO synaptic transistor and memristor. *IEEE Access* **12**:28531–28537. DOI:10.1109/ACCESS.2024.3366224
75. Li R., Wang W., Li Y., et al. (2023). Multi-modulated optoelectronic memristor based on Ga₂O₃/MoS₂ heterojunction for bionic synapses and artificial visual system. *Nano Energy* **111**:108398. DOI:10.1016/j.nanoen.2023.108398
76. Pei J., Song L., Liu P., et al. (2025). Scalable synaptic transistor memory from solution-processed carbon nanotubes for high-speed neuromorphic data processing. *Adv. Mater.* **37**:2312783. DOI:10.1002/adma.202312783
77. Yang Y. and Calakos N. (2013). Presynaptic long-term plasticity. *Front. Synaptic Neurosci.* **5**:8. DOI:10.3389/fnsyn.2013.00008
78. Sun L., Wang W. and Yang H. (2020). Recent progress in synaptic devices based on 2D materials. *Adv. Int. Sys.* **2**:1900167. DOI:10.1002/aisy.201900167
79. Kwon K.C., Baek J.H., Hong K., et al. (2022). Memristive devices based on two-dimensional transition metal chalcogenides for neuromorphic computing. *Nano-Micro Lett.* **14**:58. DOI:10.1007/s40820-021-00784-3
80. Liu Z., Mei J., Tang J., et al. (2025). A memristor-based adaptive neuromorphic decoder for brain–computer interfaces. *Nat. Electron.* **8**:362–372. DOI:10.1038/s41928-025-01340-2
81. Dang Z., Guo F., Zhao Y., et al. (2024). Ferroelectric modulation of ReS₂-based multifunctional optoelectronic neuromorphic devices for wavelength-selective artificial visual system. *Adv. Funct. Mater.* **34**:2400105. DOI:10.1002/adfm.202400105
82. Zhang W., Li J., Cheng L., et al. (2023). Synaptic transistor arrays based on pva/lignin composite electrolyte films. *IEEE Trans. Electron Devices* **70**:3245–3250. DOI:10.1109/TED.2023.3265940
83. Vu Q.A., Shin Y.S., Kim Y.R., et al. (2016). Two-terminal floating-gate memory with van der Waals heterostructures for ultrahigh on/off ratio. *Nat. Commun.* **7**:12725. DOI:10.1038/ncomms12725
84. Cao G., Meng P., Chen J., et al. (2021). 2D material based synaptic devices for neuromorphic computing. *Adv. Funct. Mater.* **31**:2005443. DOI:10.1002/adfm.202005443
85. Zhou F., Chen J., Tao X., et al. (2019). 2D materials based optoelectronic memory: Convergence of electronic memory and optical sensor. *Research* **2019**:9490413. DOI:10.34133/2019/9490413
86. He C., Tang J., Shang D.-S., et al. (2020). Artificial synapse based on van der waals heterostructures with tunable synaptic functions for neuromorphic computing. *ACS Appl. Mater. Interfaces* **12**:11945–11954. DOI:10.1021/acsaami.9b21747
87. Jo S.H., Chang T., Ebone I., et al. (2010). Nanoscale memristor device as synapse in neuromorphic systems. *Nano Lett.* **10**:1297–1301. DOI:10.1021/nl904092h
88. Ang K.W., Yu M.B., Zhu S.Y., et al. (2008). Novel NiGe MSM photodetector featuring asymmetrical schottky barriers using sulfur co-implantation and segregation. *IEEE Electron Device Lett.* **29**:708–710. DOI:10.1109/LED.2008.923541
89. Li G., Xie D., Zhong H., et al. (2022). Photo-induced non-volatile VO₂ phase transition for neuromorphic ultraviolet sensors. *Nat. Commun.* **13**:1729. DOI:10.1038/s41467-022-29456-5
90. Hu G., An H., Xi J., et al. (2021). A ZnO micro/nanowire-based photonic synapse with piezo-phototronic modulation. *Nano Energy* **89**:106282. DOI:10.1016/j.nanoen.2021.106282
91. Subramanian Periyal S., Jagadeeswararao M., Ng S.E., et al. (2020). Halide perovskite quantum dots photosensitized-amorphous oxide transistors for multimodal synapses. *Adv. Mater. Technol.* **5**:2000514. DOI:10.1002/admt.202000514
92. Gao S., Liu G., Yang H., et al. (2019). An oxide schottky junction artificial optoelectronic synapse. *ACS Nano* **13**:2634–2642. DOI:10.1021/acsnano.9b00340
93. Meng J., Wang T., Zhu H., et al. (2022). Integrated in-sensor computing optoelectronic device for environment-adaptable artificial retina perception application. *Nano Lett.* **22**:81–89. DOI:10.1021/acs.nanolett.1c03240
94. Wang D., Zhao S., Li L., et al. (2022). All-flexible artificial reflex arc based on threshold-switching memristor. *Adv. Funct. Mater.* **32**:2200241. DOI:10.1002/adfm.202200241
95. Sun T., Feng B., Huo J., et al. (2023). Artificial intelligence meets flexible sensors: Emerging smart flexible sensing systems driven by machine learning and artificial synapses. *Nano-Micro Lett.* **16**:14. DOI:10.1007/s40820-023-01235-x
96. Zhang F., Li C., Li Z., et al. (2023). Recent progress in three-terminal artificial synapses based on 2D materials: From mechanisms to applications. *Microsyst. Nanoeng.* **9**:16. DOI:10.1038/s41378-023-00487-2
97. Zhou M., Zhao Y., Gu X., et al. (2023). Realize low-power artificial photonic synapse based on (Al,Ga)N nanowire/graphene heterojunction for neuromorphic computing. *APL Photonics* **8**:076107. DOI:10.1063/5.0152156
98. Wu G., Tang L., Deng G., et al. (2022). Transparent dual-band ultraviolet photodetector based on graphene/p-GaN/AlGaN heterojunction. *Opt. Express* **30**:21349–21361. DOI:10.1364/OE.460151
99. Meng J., Wang T., He Z., et al. (2022). A high-speed 2D optoelectronic in-memory computing device with 6-bit storage and pattern recognition capabilities. *Nano Res.*

- 15:2472–2478. DOI:10.1007/s12274-021-3729-9
100. Asadi K., Li M., Blom P.W.M., et al. (2011). Organic ferroelectric opto-electronic memories. *Mater. Today* **14**:592–599. DOI:10.1016/S1369-7021(11)70300-5
 101. Lee D., Hwang E., Lee Y., et al. (2016). Multibit MoS₂ photoelectronic memory with ultrahigh sensitivity. *Adv. Mater.* **28**:9196–9202. DOI:10.1002/adma.201603571
 102. Hou Y.-X., Li Y., Zhang Z.-C., et al. (2021). Large-scale and flexible optical synapses for neuromorphic computing and integrated visible information sensing memory processing. *ACS Nano* **15**:1497–1508. DOI:10.1021/acsnano.0c08921
 103. Cho S.W., Kwon S.M., Kim Y.-H., et al. (2021). Recent progress in transistor-based optoelectronic synapses: From neuromorphic computing to artificial sensory system. *Adv. Int. Sys.* **3**:2000162. DOI:10.1002/aisy.202000162
 104. Lan S., Zhong J., Chen J., et al. (2021). An optoelectronic synaptic transistor with efficient dual modulation by light illumination. *J. Mater. Chem. C* **9**:3412–3420. DOI:10.1039/D0TC05738J
 105. Sun Y., Ding Y., Xie D., et al. (2021). Optically stimulated synaptic transistor based on MoS₂/quantum dots mixed-dimensional heterostructure with gate-tunable plasticity. *Opt. Lett.* **46**:1748–1751. DOI:10.1364/OL.414820
 106. Zhang M., Tang Z., Liu X., et al. (2020). Electronic neural interfaces. *Nat. Electron.* **3**:191–200. DOI:10.1038/s41928-020-0390-3
 107. Zhang X., Zhuo Y., Luo Q., et al. (2020). An artificial spiking afferent nerve based on Mott memristors for neurorobotics. *Nat. Commun.* **11**:51. DOI:10.1038/s41467-019-13827-6
 108. Liu C., Chen H., Wang S., et al. (2020). Two-dimensional materials for next-generation computing technologies. *Nat. Nanotechnol.* **15**:545–557. DOI:10.1038/s41565-020-0724-3
 109. Wang S., Pan X., Lyu L., et al. (2022). Nonvolatile van der waals heterostructure phototransistor for encrypted optoelectronic logic circuit. *ACS Nano* **16**:4528–4535. DOI:10.1021/acsnano.1c10978
 110. Xia F., Xia T., Xiang L., et al. (2022). Carbon nanotube-based flexible ferroelectric synaptic transistors for neuromorphic computing. *ACS Appl. Mater. Interfaces* **14**:30124–30132. DOI:10.1021/acsami.2c07825
 111. Shi J., Jie J., Deng W., et al. (2022). A fully solution-printed photosynaptic transistor array with ultralow energy consumption for artificial-vision neural networks. *Adv. Mater.* **34**:2200380. DOI:10.1002/adma.202000380
 112. Li T., Guo W., Ma L., et al. (2021). Epitaxial growth of wafer-scale molybdenum disulfide semiconductor single crystals on sapphire. *Nat. Nanotechnol.* **16**:1201–1207. DOI:10.1038/s41565-021-00963-8
 113. Li F., Gao S., Lu Y., et al. (2021). Bio-inspired multi-mode pain-perceptual system (MPPPS) with noxious stimuli warning, damage localization, and enhanced damage protection. *Adv. Sci.* **8**:2004208. DOI:10.1002/advs.202004208
 114. Yang C., Qian J., Jiang S., et al. (2020). An optically modulated organic schottky-barrier planar-diode-based artificial synapse. *Adv. Opt. Mater.* **8**:2000153. DOI:10.1002/adom.202000153
 115. Yang X., Xiong Z., Chen Y., et al. (2020). A self-powered artificial retina perception system for image preprocessing based on photovoltaic devices and memristive arrays. *Nano Energy* **78**:105246. DOI:10.1016/j.nanoen.2020.105246
 116. Kim D., Jin B., Kim S.-A., et al. (2022). An ultrasensitive silicon-based electrolyte-gated transistor for the detection of peanut allergens. *Biosensors* **12**:4. DOI:10.3390/bios12010024
 117. Yang L. and Cao B.-Y. (2021). Thermal transport of amorphous phase change memory materials using population-coherence theory: A first-principles study. *J. Phys. D: Appl. Phys.* **54**:505302. DOI:10.1088/1361-6463/ac1ec3
 118. He Y., Jiang S., Chen C., et al. (2021). Electrolyte-gated neuromorphic transistors for brain-like dynamic computing. *J. Appl. Phys.* **130**:190904. DOI:10.1063/5.0069456
 119. Wang C., Li Y., Wang Y., et al. (2021). Thin-film transistors for emerging neuromorphic electronics: Fundamentals, materials, and pattern recognition. *J. Mater. Chem. C* **9**:11464–11483. DOI:10.1039/D1TC01660A
 120. Li Y., Xuan Z., Lu J., et al. (2021). One transistor one electrolyte-gated transistor based spiking neural network for power-efficient neuromorphic computing system. *Adv. Funct. Mater.* **31**:2100042. DOI:10.1002/adfm.202100042
 121. Li J., Lei Y., Wang Z., et al. (2024). High-density artificial synapse array consisting of homogeneous electrolyte-gated transistors. *Adv. Sci.* **11**:2305430. DOI:10.1002/advs.202305430
 122. Ni Y., Liu L., Liu J., et al. (2022). A high-strength neuromuscular system that implements reflexes as controlled by a multi-quadrant artificial efferent nerve. *ACS Nano* **16**:20294–20304. DOI:10.1021/acsnano.2c06122
 123. Liu J., Gong J., Wei H., et al. (2022). A bioinspired flexible neuromuscular system based thermal-annealing-free perovskite with passivation. *Nat. Commun.* **13**:7427. DOI:10.1038/s41467-022-35092-w
 124. Zhao Y., Wang L., Zhou Y., et al. (2021). Solid polymer electrolytes with high conductivity and transference number of Li ions for Li-based rechargeable batteries. *Adv. Sci.* **8**:2003675. DOI:10.1002/advs.202003675
 125. Tian X., Zhao T., Li J., et al. (2022). Coplanar-gate synaptic transistor array with organic electrolyte using lithographic process. *IEEE Trans. Electron Devices* **69**:2325–2330. DOI:10.1109/TED.2022.3154668
 126. Liu G., Li Q., Shi W., et al. (2022). Ultralow-power and multisensory artificial synapse based on electrolyte-gated vertical organic transistors. *Adv. Funct. Mater.* **32**:2200959. DOI:10.1002/adfm.202200959
 127. Roe D.G., Kim S., Choi Y.Y., et al. (2021). Biologically plausible artificial synaptic array: Replicating ebbinghaus' memory curve with selective attention. *Adv. Mater.* **33**:2007782. DOI:10.1002/adma.202007782
 128. Wang Y., Gou S., Dong X., et al. (2025). A biologically inspired artificial neuron with intrinsic plasticity based on monolayer molybdenum disulfide. *Nat. Electron.* **8**:680–688. DOI:10.1038/s41928-025-01433-y
 129. Deng W., Yu Y., Yan X., et al. (2025). Linearly programmable oxygen-doped MoS₂ memtransistor for neuromorphic computing. *ACS Nano* **19**:27526–27537. DOI:10.1021/acsnano.5c06688
 130. Ghosh A., Vinzons L.U., Šlechta A., et al. (2025). Versatile dual-gate 2D transistor for logic-in-memory and neuromodulation applications. *Small* **07**:2503991. DOI:10.1002/sml.202503991
 131. Kim S.-G., Lee S.-H., Yang I.S., et al. (2022). Effect of fluorine substitution in a hole dopant on the photovoltaic performance of perovskite solar cells. *ACS Energy Letters* **7**:741–748. DOI:10.1021/acscenergylett.1c02807
 132. Li R., Gong Y., Huang H., et al. (2025). Photonics for neuromorphic computing: Fundamentals, devices, and opportunities. *Adv. Mater.* **37**:2312825. DOI:10.1002/adma.202312825
 133. He Q., Wang H., Zhang Y., et al. (2025). Two-dimensional materials based two-transistor-two-resistor synaptic kernel for efficient neuromorphic computing. *Nat. Commun.* **16**:4340. DOI:10.1038/s41467-025-59815-x
 134. Kim S.J., Lee H.-J., Lee C.-H., et al. (2024). 2D materials-based 3D integration for neuromorphic hardware. *npj 2D Mater. Appl.* **8**:70. DOI:10.1038/s41699-024-00509-1
 135. Jeon Y.-R., Seo D., Lee Y., et al. (2024). The 3D monolithically integrated hardware based neural system with enhanced memory window of the volatile and non-volatile devices. *Adv. Sci.* **11**:2402667. DOI:10.1002/advs.202402667
 136. Wang Y., Zhou T., Cui Y., et al. (2024). Reconfigurable sensing-memory-processing and logical integration within 2D ferroelectric optoelectronic transistor for CMOS-compatible bionic vision. *Adv. Funct. Mater.* **34**:2400039. DOI:10.1002/adfm.202400039
 137. Zhang W., Hejda M., Al-Taai Q.R.A., et al. (2024). Photonic-electronic spiking neuron with multi-modal and multi-wavelength excitatory and inhibitory operation for high-speed neuromorphic sensing and computing. *Neuromorphic Comput. Eng.* **4**:044006. DOI:10.1088/2634-4386/ad8df8
 138. Lin J., You T., Wang M., et al. (2018). Efficient ion-slicing of InP thin film for Si-based hetero-integration. *Nanotechnology* **29**:504002. DOI:10.1088/1361-6528/aae281
 139. Shi H., Huang K., Mu F., et al. (2020). Realization of wafer-scale single-crystalline GaN film on CMOS-compatible Si(100) substrate by ion-cutting technique. *Semicond. Sci. Technol.* **35**:125004. DOI:10.1088/1361-6641/abb073
 140. Wu L.-S., Zhao Y., Shen H.-C., et al. (2016). Heterogeneous integration of GaAs pHEMT and Si CMOS on the same chip. *Chin. Phys. B* **25**:067306. DOI:10.1088/1674-1056/25/6/067306
 141. Gutierrez-Aitken A., Scott D., Sato K., et al. (2017). Diverse accessible heterogeneous integration (Dahi) foundry at northrop grumman aerospace systems (NGAS). *ECS Trans.* **80**:125. DOI:10.1149/08004.0125ecst
 142. Choi Y., Jin P., Lee S., et al. (2025). All-printed chip-less wearable neuromorphic system for multimodal physicochemical health monitoring. *Nat. Commun.* **16**:5689. DOI:10.1038/s41467-025-60854-7
 143. Tang W., Cho S.G., Hoang T.T., et al. (2024). Arvon: A heterogeneous system-in-package integrating FPGA and Dsp chiplets for versatile workload acceleration. *IEEE J. Solid-State Circuits* **59**:1235–1245. DOI:10.1109/JSSC.2023.3343457
 144. Li T., Hou J., Yan J., et al. (2020). Chiplet heterogeneous integration technology—status and challenges. *Electronics* **9**:670. DOI:10.3390/electronics9040670
 145. Gambino J.P., Adderly S.A. and Knickerbocker J.U. (2015). An overview of through-silicon-via technology and manufacturing challenges. *Microelectron. Eng.* **135**:73–106. DOI:10.1016/j.mee.2014.10.019
 146. Liao K., Lian Y., Yu M., et al. (2025). Hetero-integrated perovskite/Si₃N₄ on-chip photonic system. *Nat. Photonics* **19**:358–368. DOI:10.1038/s41566-024-01603-y
 147. Smit M., Williams K. and van der Tol J. (2019). Past, present, and future of InP-based photonic integration. *APL Photonics* **4**:050901. DOI:10.1063/1.5087862
 148. Hoefer G.E., Zhou Y., Anagnosti M., et al. (2019). Foundry development of system-on-chip InP-based photonic integrated circuits. *IEEE J. Sel. Top. Quantum Electron.* **25**:1–17. DOI:10.1109/JSTQE.2019.2906270
 149. Gupta S. and Xavier J. (2025). Neuromorphic photonic on-chip computing. *Chips* **4**:34. DOI:10.3390/chips4030034
 150. Zhou W., Shen X., Yang X., et al. (2024). Fabrication and integration of photonic devices for phase-change memory and neuromorphic computing. *Int. J. Extreme Manuf.* **6**:022001. DOI:10.1088/2631-7990/ad1575
 151. Zhang D., Yu S.-Q., Salamo G.J., et al. (2024). Modeling study of Si₃N₄ waveguides on a sapphire platform for photonic integration applications. *Materials* **17**:4148. DOI:10.3390/ma17164148
 152. Chen X., Milosevic M.M., Stanković S., et al. (2018). The emergence of silicon photonics as a flexible technology platform. *Proc. IEEE* **106**:2101–2116. DOI:10.1109/JPROC.2018.2854372
 153. Hodassman S., Vardi R., Tugendhaft Y., et al. (2022). Efficient dendritic learning as an alternative to synaptic plasticity hypothesis. *Sci. Rep.* **12**:6571. DOI:10.1038/s41598-022-10466-8

154. Miehl C. and Gjorgjieva J. (2022). Stability and learning in excitatory synapses by nonlinear inhibitory plasticity. *PLoS Comput. Biol.* **18**:1010682. DOI:10.1371/journal.pcbi.1010682
155. Reifenstein E.T., Bin Khalid I. and Kempster R. (2021). Synaptic learning rules for sequence learning. *eLife* **10**:67171. DOI:10.7554/eLife.67171
156. Rakic P., Bourgeois J.-P. and Goldman-Rakic P.S. (1994). Synaptic development of the cerebral cortex: Implications for learning, memory, and mental illness. *Prog. Brain Res.* **102**:227–243. DOI:10.1016/S0079-6123(08)60543-9
157. Wei H., Han H., Guo K., et al. (2021). Artificial synapses that exploit ionic modulation for perception and integration. *Mater. Today Phys.* **18**:100329. DOI:10.1016/j.mtphys.2020.100329
158. Kennedy M.B. (2013). Synaptic signaling in learning and memory. *Cold Spring Harb. Perspect. Biol.* **8**:016824. DOI:10.1101/cshperspect.a016824
159. Zhao J., Zhou Z., Zhang Y., et al. (2019). An electronic synapse memristor device with conductance linearity using quantized conduction for neuroinspired computing. *J. Mater. Chem. C* **7**:1298–1306. DOI:10.1039/C8TC04395G
160. Jang J., Gi S., Yeo I., et al. (2022). A learning-rate modulable and reliable tto memristor array for robust, fast, and accurate neuromorphic computing. *Adv. Sci.* **9**:2201117. DOI:10.1002/advs.202201117
161. Schuman C.D., Kay B., Date P., et al. (2021). Sparse binary matrix-vector multiplication on neuromorphic computers. *IEEE Int. Parallel Distrib. Process. Symp. Workshops* **2021**:308–311. DOI:10.1109/IPDPSW52791.2021.00054
162. Tian C., Wei L., Li Y., et al. (2021). Recent progress on two-dimensional neuromorphic devices and artificial neural network. *Curr. Appl. Phys.* **31**:182–198. DOI:10.1016/j.cap.2021.08.014
163. Agatonovic-Kustrin S. and Beresford R. (2000). Basic concepts of artificial neural network (ANN) modeling and its application in pharmaceutical research. *J. Pharm. Biomed. Anal.* **22**:717–727. DOI:10.1016/S0731-7085(99)00272-1
164. Schuman C.D., Kulkarni S.R., Parsa M., et al. (2022). Opportunities for neuromorphic computing algorithms and applications. *Nat. Comput. Sci.* **2**:10–19. DOI:10.1038/s43588-021-00184-y
165. Liu X., Mao M., Liu B., et al. (2016). Harmonica: A framework of heterogeneous computing systems with memristor-based neuromorphic computing accelerators. *IEEE Trans. Circuits Syst.* **63**:617–628. DOI:10.1109/TCSI.2016.2529279
166. Pazos S., Zhu K., Villena M.A., et al. (2025). Synaptic and neural behaviours in a standard silicon transistor. *Nature* **640**:69–76. DOI:10.1038/s41586-025-08742-4
167. Choi Y., Kim J.-H., Qian C., et al. (2020). Gate-tunable synaptic dynamics of ferroelectric-coupled carbon-nanotube transistors. *ACS Appl. Mater. Interfaces* **12**:4707–4714. DOI:10.1021/acsami.9b17742
168. Fang Y., Li Q., Meng J., et al. (2023). Photonic synapses for image recognition and high density integration of simplified artificial neural networks. *Adv. Electron. Mater.* **9**:2300120. DOI:10.1002/aeml.202300120
169. Rosenfeld B., Simeone O. and Rajendran B. (2022). Spiking generative adversarial networks with a neural network discriminator: Local training, bayesian models, and continual meta-learning. *IEEE Trans. Comput.* **71**:2778–2791. DOI:10.1109/TC.2022.3191738
170. Tandale S.B. and Stoffel M. (2023). Spiking recurrent neural networks for neuromorphic computing in nonlinear structural mechanics. *Comput. Meth. Appl. Mech. Eng.* **412**:116095. DOI:10.1016/j.cma.2023.116095
171. Sozos K., Bogris A., Bienstman P., et al. (2022). High-speed photonic neuromorphic computing using recurrent optical spectrum slicing neural networks. *Commun. Eng.* **1**:24. DOI:10.1038/s44172-022-00024-5
172. Fahimi F., Dosen S., Ang K.K., et al. (2021). Generative adversarial networks-based data augmentation for brain-computer interface. *IEEE Trans. Neural Netw. Learn. Syst.* **32**:4039–4051. DOI:10.1109/TNNLS.2020.3016666
173. Hu X., Feng G., Duan S., et al. (2017). A memristive multilayer cellular neural network with applications to image processing. *IEEE Trans. Neural Netw. Learn. Syst.* **28**:1889–1901. DOI:10.1109/TNNLS.2016.2552640
174. Seo S., Lee J.-J., Lee R.-G., et al. (2021). An optogenetics-inspired flexible van der waals optoelectronic synapse and its application to a convolutional neural network. *Adv. Mater.* **33**:2102980. DOI:10.1002/adma.202102980
175. Kulkarni S.R. and Rajendran B. (2018). Spiking neural networks for handwritten digit recognition—supervised learning and network optimization. *Neural Netw.* **103**:118–127. DOI:10.1016/j.neunet.2018.03.019
176. Anwani N. and Rajendran B. (2020). Training multi-layer spiking neural networks using NormAD based spatio-temporal error backpropagation. *Neurocomputing* **380**:67–77. DOI:10.1016/j.neucom.2019.10.104
177. Velichko A. and Borisov P. (2020). Concept of IIF neuron circuit for rate coding in spike neural networks. *IEEE Trans. Circuits Syst. II, Exp. Briefs* **67**:3477–3481. DOI:10.1109/TCSII.2020.2997117
178. Wu S., Li X. and Ding Y. (2021). Saturated impulsive control for synchronization of coupled delayed neural networks. *Neural Netw.* **141**:261–269. DOI:10.1016/j.neunet.2021.04.012
179. Taherkhani A., Belatreche A., Li Y., et al. (2020). A review of learning in biologically plausible spiking neural networks. *Neural Netw.* **122**:253–272. DOI:10.1016/j.neunet.2019.09.036
180. Ori H., Marder E. and Marom S. (2018). Cellular function given parametric variation in the Hodgkin and Huxley model of excitability. *Proc. Natl. Acad. Sci. USA* **115**:8211–8218. DOI:10.1073/pnas.1808552115
181. Yang R., Huang H.-M., Hong Q.-H., et al. (2018). Synaptic suppression triplet-stdp learning rule realized in second-order memristors. *Adv. Funct. Mater.* **28**:1704455. DOI:10.1002/adfm.201704455
182. Muni S.S., Rajagopal K., Karthikeyan A., et al. (2022). Discrete hybrid Izhikevich neuron model: Nodal and network behaviours considering electromagnetic flux coupling. *Chaos, Solitons & Fractals* **155**:111759. DOI:10.1016/j.chaos.2021.111759
183. Han C.-Y., Fang S.L., Cui Y.-L., et al. (2023). Configurable NbO_x memristors as artificial synapses or neurons achieved by regulating the forming compliance current for the spiking neural network. *Adv. Electron. Mater.* **9**:2300018. DOI:10.1002/aeml.202300018
184. Quintino Palhares J.H., Garg N., Mouny P.-A., et al. (2024). 28 nm FDSOI embedded PCM exhibiting near zero drift at 12 K for cryogenic SNNs. *npj Unconventional Computing* **1**:8. DOI:10.1038/s44335-024-00008-y
185. Cheong W.H., Jeon J.B., In J.H., et al. (2022). Demonstration of neuromodulation-inspired stashing system for energy-efficient learning of spiking neural network using a self-rectifying memristor array. *Adv. Funct. Mater.* **32**:2200337. DOI:10.1002/adfm.202200337
186. Xu J., Jiang B., Wang W., et al. (2025). High-order dynamics in an ultra-adaptive neuromorphic vision device. *Nat. Nanotechnol.* **20**:1419–1430. DOI:10.1038/s41565-025-01984-3
187. Birkoben T., Winterfeld H., Fichtner S., et al. (2020). A spiking and adapting tactile sensor for neuromorphic applications. *Sci. Rep.* **10**:17260. DOI:10.1038/s41598-020-74219-1
188. Hua Q., Cui X., Liu H., et al. (2020). Piezotronic synapse based on a single GaN microwave for artificial sensory systems. *Nano Lett.* **20**:3761–3768. DOI:10.1021/acs.nanolett.0c00733
189. Kamm G.B., Boffi J.C., Zuza K., et al. (2021). A synaptic temperature sensor for body cooling. *Neuron* **109**:3283–3297.e11. DOI:10.1016/j.neuron.2021.10.001
190. Ye H., Liu Z., Han H., et al. (2022). Lead-free AgBi₄ perovskite artificial synapses for a tactile sensory neuron system with information preprocessing function. *Mater. Adv.* **3**:7248–7256. DOI:10.1039/D2MA00675H
191. Wang M., Tu J., Huang Z., et al. (2022). Tactile near-sensor analogue computing for ultrafast responsive artificial skin. *Adv. Mater.* **34**:2201962. DOI:10.1002/adma.202201962
192. Yoon J.H., Wang Z., Kim K.M., et al. (2018). An artificial nociceptor based on a diffusive memristor. *Nat. Commun.* **9**:417. DOI:10.1038/s41467-017-02572-3
193. Liu Y., Zhong J., Li E., et al. (2019). Self-powered artificial synapses actuated by triboelectric nanogenerator. *Nano Energy* **60**:377–384. DOI:10.1016/j.nanoen.2019.03.079
194. Zhu P., Mu S., Huang W., et al. (2024). Soft multifunctional neurological electronic skin through intrinsically stretchable synaptic transistor. *Nano Res.* **17**:6550–6559. DOI:10.1007/s12274-024-6566-8
195. Sun J., Oh S., Choi Y., et al. (2018). Optoelectronic synapse based on IGZO-alkylated graphene oxide hybrid structure. *Adv. Funct. Mater.* **28**:1804397. DOI:10.1002/adfm.201804397
196. Yang C.-M., Chen T.-C., Verma D., et al. (2020). Bidirectional all-optical synapses based on a 2D Bi₂O₃/graphene hybrid structure for multifunctional optoelectronics. *Adv. Funct. Mater.* **30**:2001598. DOI:10.1002/adfm.202001598
197. Gao S., Liu G., Yang H., et al. (2019). An oxide schottky junction artificial optoelectronic synapse. *ACS Nano* **13**:2634–2642. DOI:10.1021/acs.nano.9b00340
198. Jiang J., Xiao W., Li X., et al. (2024). Hardware-level image recognition system based on ZnO photo-synapse array with the self-denosing function. *Adv. Funct. Mater.* **34**:2313507. DOI:10.1002/adfm.202313507
199. Sun B., Zhou G., Yu T., et al. (2022). Multi-factor-controlled ReRAM devices and their applications. *J. Mater. Chem. C* **10**:8895–8921. DOI:10.1039/D1TC06005H
200. Qin X., Hu J., Liu H., et al. (2023). Performance regulation of a ZnO/WO₃-based memristor and its application in an emotion circuit. *J. Phys. Chem. Lett.* **14**:3039–3046. DOI:10.1021/acs.jpclett.3c00063
201. Mao S., Sun B., Ke C., et al. (2023). Evolution between CRS and NRS behaviors in MnO₂/TiO₂ nanocomposite based memristor for multi-factors-regulated memory applications. *Nano Energy* **107**:108117. DOI:10.1016/j.nanoen.2022.108117
202. Zhang X., Lu J., Wang Z., et al. (2021). Hybrid memristor-CMOS neurons for in-situ learning in fully hardware memristive spiking neural networks. *Sci. Bull.* **66**:1624–1633. DOI:10.1016/j.scib.2021.04.014
203. Li R., Song M., Guo Z., et al. (2022). In-memory mathematical operations with spin-orbit torque devices. *Adv. Sci.* **9**:2202478. DOI:10.1002/advs.202202478
204. James A.P. (2019). A hybrid memristor-CMOS chip for AI. *Nat. Electron.* **2**:268–269. DOI:10.1038/s41928-019-0274-6
205. Yuan P., Dong D., Zheng X., et al. (2022). Reflow soldering capability improvement by utilizing tan interfacial layer in 1Mbit RRAM chip. *Micromachines* **13**:567. DOI:10.3390/mi13040567
206. Cai F., Correll J.M., Lee S.H., et al. (2019). A fully integrated reprogrammable memristor-CMOS system for efficient multiply-accumulate operations. *Nat. Electron.* **2**:290–299. DOI:10.1038/s41928-019-0270-x
207. Gao B., Lin B., Pang Y., et al. (2022). Concealable physically unclonable function chip with a memristor array. *Sci. Adv.* **8**:eabn7753. DOI:10.1126/sciadv.abn7753
208. Harabi K.-E., Hirtzlin T., Turck C., et al. (2023). A memristor-based Bayesian

- machine. *Nat. Electron.* **6**:52–63. DOI:10.1038/s41928-022-00886-9
209. Yang Y., Pan C., Li Y., et al. (2024). In-sensor dynamic computing for intelligent machine vision. *Nat. Electron.* **7**:225–233. DOI:10.1038/s41928-024-01124-0
 210. Krauthausen I., Koutsouras D.A., Melianas A., et al. (2021). Organic neuromorphic electronics for sensorimotor integration and learning in robotics. *Sci. Adv.* **7**:5068. DOI:10.1126/sciadv.abl5068
 211. He K., Liu Y., Yu J., et al. (2022). Artificial neural pathway based on a memristor synapse for optically mediated motion learning. *ACS Nano* **16**:9691–9700. DOI:10.1021/acsnano.2c03100
 212. Yu R., Zhang X., Gao C., et al. (2022). Low-voltage solution-processed artificial optoelectronic hybrid-integrated neuron based on 2D MXene for multi-task spiking neural network. *Nano Energy* **99**:107418. DOI:10.1016/j.nanoen.2022.107418
 213. Wang C., Liang S.-J., Wang C.-Y., et al. (2021). Scalable massively parallel computing using continuous-time data representation in nanoscale crossbar array. *Nat. Nanotechnol.* **16**:1079–1085. DOI:10.1038/s41565-021-00943-y
 214. Park M., Yang J.Y., Yeom M.J., et al. (2023). An artificial neuromuscular junction for enhanced reflexes and oculomotor dynamics based on a ferroelectric $\text{CuInP}_2\text{S}_6/\text{GaN}$ HEMT. *Sci. Adv.* **9**:eadh9889. DOI:10.1126/sciadv.adh9889
 215. Chen B., Yang H., Song B., et al. (2020). A memristor-based hybrid analog-digital computing platform for mobile robotics. *Sci. Robot.* **5**:eabb6938. DOI:10.1126/scirobotics.abb6938
 216. Zhang J., Li J., Xu R., et al. (2025). A self-driven Ga_2O_3 memristor synapse for humanoid robot learning. *Small Methods* **9**:2400989. DOI:10.1002/smt.202400989
 217. Jiang M., Zhao Y., Liu T., et al. (2025). A dual-mode transparent device for 360° quasi-omnidirectional self-driven photodetection and efficient ultralow-power neuromorphic computing. *Light:Sci. Appl.* **14**:273. DOI:10.1038/s41377-025-01991-y
 218. Ma S., Pei J., Zhang W., et al. (2022). Neuromorphic computing chip with spatiotemporal elasticity for multi-intelligent-tasking robots. *Sci. Robot.* **7**:eabk2948. DOI:10.1126/scirobotics.abk2948
 219. Yang Y., Bartolozzi C., Zhang H.H., et al. (2023). Neuromorphic electronics for robotic perception, navigation and control: A survey. *Eng. Appl. Artif. Intell.* **126**:106838. DOI:10.1016/j.engappai.2023.106838
 220. Li M., Liu H., Zhao R., et al. (2023). Imperfection-enabled memristive switching in van der Waals materials. *Nat. Electron.* **6**:491–505. DOI:10.1038/s41928-023-00984-2
 221. Xia Q. and Yang J.J. (2019). Memristive crossbar arrays for brain-inspired computing. *Nat. Mater.* **18**:309–323. DOI:10.1038/s41563-019-0291-x
 222. Ghahramani Z. (2015). Probabilistic machine learning and artificial intelligence. *Nature* **521**:452–459. DOI:10.1038/nature14541
 223. Zenke F. and Nefci E.O. (2021). Brain-inspired learning on neuromorphic substrates. *Proc. IEEE* **109**:935–950. DOI:10.1109/JPROC.2020.3045625
 224. Davies M., Srinivasa N., Lin T.H., et al. (2018). Loihi: A neuromorphic manycore processor with on-chip learning. *IEEE Micro* **38**:82–99. DOI:10.1109/MM.2018.112130359
 225. Lee D., Park M., Baek Y., et al. (2022). In-sensor image memorization and encoding via optical neurons for bio-stimulus domain reduction toward visual cognitive processing. *Nat. Commun.* **13**:5223. DOI:10.1038/s41467-022-32790-3
 226. Merolla P.A., Arthur J.V., Alvarez-Icaza R., et al. (2014). A million spiking-neuron

integrated circuit with a scalable communication network and interface. *Science* **345**:668–673. DOI:10.1126/science.1254642

227. Sun B., Chen Y., Zhou G., et al. (2024). Memristor-based artificial chips. *ACS Nano* **18**:14–27. DOI:10.1021/acsnano.3c07384
228. Wang K., Ren S., Jia Y., et al. (2025). Neuromorphic chips for biomedical engineering. *Mechanobiol. Med.* **3**:100133. DOI:10.1016/j.mbm.2025.100133
229. Liu Z., Tang J., Gao B., et al. (2020). Neural signal analysis with memristor arrays towards high-efficiency brain-machine interfaces. *Nat. Commun.* **11**:4234. DOI:10.1038/s41467-020-18105-4
230. Bao C., Kim T.-H., Hassanpoor Kalhori A., et al. (2022). A 3D-printed neuromorphic humanoid hand for grasping unknown objects. *iScience* **25**:104119. DOI:10.1016/j.isci.2022.104119
231. Paredes-Vallés F., Hagenaaars J.J., Dupeyroux J., et al. (2024). Fully neuromorphic vision and control for autonomous drone flight. *Sci. Robot.* **9**:0591. DOI:10.1126/scirobotics.adi0591

FUNDING AND ACKNOWLEDGMENTS

This work was financially funded by National Natural Science Foundation of China (No. 62574213, 62504165), Natural Science Foundation of Shanghai (No. 25ZR1401014), Suzhou Fundamental Research Project (SSD2024003), Science and Technology Youth Talent Project of Jiangsu Province (No. JSTJ-2024-016), Guangdong Basic and Applied Basic Research Foundation (2025A1515012907), CIE-Smartchip research fund (2024-03), Students' Innovation and Entrepreneurship Foundation of USTC (XY2025G002, CY2025X019A). The authors are thankful for the technical support from Nano-X, Nanofabrication Facility (SNFF) and Characterization & Test platform of SINANO, CAS, as well as HZWTECH for providing computation facilities. The funders had no role in study design, data collection and analysis, decision to publish, or preparation of the manuscript.

AUTHOR CONTRIBUTIONS

Y.K.Z. conceived the idea. Y.K.Z., L.F.B., C.Y.S., and J.Y.Z. guided the work. X.S.G., Y.K.Z. and L.F.B. wrote the original draft of this review. Y.K.Z., L.F.B. and J.Y.Z. carried out the funding acquisition and project administration. X.S.G., L.R.C., Y.B.W. and C.Y.S. carried out the visualization of this work. X.S.G., L.R.C. and Y.B.W. performed the investigation. All authors reviewed this manuscript. All authors contributed to the manuscript and approved the final version.

DECLARATION OF INTERESTS

The authors declare no competing interests.

DATA AND CODE AVAILABILITY

No new data were created or analyzed in this study.